


mitsubishi

미쓰비시 **범용** PLC 교육교재

MELSEC-Q 프로그래밍

[GX Developer V8용]



$$\{ \quad \quad \quad . \}$$

[



가



‘ , ‘ , ‘

$$\begin{bmatrix} & [X/Y] \\ [&] \end{bmatrix}$$
$$[\quad]$$

1999 9	SH - 080045 - A	
2004 9	SH - 080045 - A1	<div>가</div> <div>6 PLC 1</div> <div>7 2</div> <div>7 -</div> <div>8 -</div> <div>9</div>

가

..... (6)

1	Q CPU	1- 1~ 1- 2
---	-------	------------

2		2- 1~ 2- 14
---	--	-------------

2.1		2- 1
2.1.1		2- 1
2.1.2		2- 2
2.1.3		2- 3
2.2		2- 5
2.2.1	I/F	2- 5
2.2.2	GX Developer	2- 7
2.3	CPU	2- 8
2.4		2-11
2.4.1	Q CPU	2-11
2.4.2		2-12
2.4.3		2-13

3		3- 1~ 3- 6
---	--	------------

3.1		3- 1
3.2		3- 3

4	GX Developer	4- 1~ 4- 6
---	--------------	------------

4.1	GX Developer	4- 1
4.2		4- 4

5	GPP (1 :)	5- 1~ 5- 20
---	-------------	-------------

5.1		5- 1
5.2	1 (GPP ,)	5- 2
5.2.1	PLC	5- 2
5.2.2		5- 4
5.2.3		5- 8
5.2.4	FD	5-10
5.3	2 (PLC)	5-11
5.3.1	CPU	5-11
5.4	3 (PLC , ,)	5-17
5.4.1	CPU	5-17
5.4.2		5-18
5.4.3		5-19

6	PLC	1	6- 1~ 6- 39
---	-----	---	-------------

6.1			6- 1
6.2	OUT SET/RST		6- 3
6.3			6- 4
6.4			6- 5
6.5	PLC, PLF		6-12
6.6	MC, MCR		6-18
6.7	CJ, SCJ, CALL, RET, FEND		6-22
6.7.1	CJ, SCJ		6-22
6.7.2	CALL(P), RET		6-26
6.7.3	FEND		6-30
6.8			6-33
6.8.1	1		6-33
6.8.2	2		6-34
6.8.3	3		6-36
6.8.4	4		6-37

7	2	7- 1~7- 58
---	---	------------

7.1	()		7- 1
7.2			7- 9
7.2.1	MOV(P)		7- 9
7.2.2	BIN(P)		7-16
7.2.3	BCD(P)		7-18
7.2.4			7-21
7.2.5	FMOV(P), BMOV(P)		7-22
7.3			7-27
7.4			7-32
7.4.1	+ (P), - (P)		7-32
7.4.2	* (P), /(P)		7-36
7.4.3	32		7-42
7.4.4			7-44
7.5			7-45
7.5.1	Z, V		7-45
7.5.2	R		7-47
7.6	,		7-49
7.7			7-51
7.7.1	1		7-51
7.7.2	2		7-52
7.7.3	3		7-53
7.7.4	4		7-54
7.7.5	5		7-55
7.7.6	6		7-56
7.7.7	7		7-57

8	8- 1~ 8 -14
---	-------------

8.1	8- 1
8.1.1 IC	8- 3
8.2	8- 6
8.2.1	8- 6
8.2.2	8- 8
8.2.3	8- 9
8.2.4	8-10
8.2.5	8-12
8.2.6	8-13

9 GX Developer (2:)	9- 1~ 9 -12
-----------------------	-------------

9.1	9- 1
9.1.1	9- 1
9.1.2	9- 6
9.1.3	9- 8
9.2	9-11
9.2.1	9-11

10 Q CPU	10- 1~ 10- 30
----------	---------------

10.1	10- 1
10.1.1	10- 2
10.1.2	10- 6
10.1.3	10- 7
10.2	10-10
10.2.1	10-11
10.2.2	10-12
10.2.3	10-16
10.2.4	10-16
10.3	10-18
10.3.1	10-19
10.3.2	10-20
10.3.3	10-21
10.3.4	10-25
10.4	10-26

11 /	11- 1~ 11 -22
------	---------------

11.1	11- 1
11.1.1 ,	11- 1
11.1.2	11- 3
11.1.3 FROM/TO	11- 3

11.1.4	11- 3
11.1.5	11- 4
11.2	11- 5
11.2.1	11- 6
11.2.2	11- 7
11.2.3	11-10
11.2.4	11-13
11.2.5	11-17
11.3	11-21
11.3.1	11-21

12 Q CPU	12- 1~ 12 -36
----------	---------------

12.1	12- 1
12.2	12- 5
12.2.1	12- 7
12.2.2	12- 9
12.2.3	12-10
12.3	12-11
12.3.1	12-12
12.3.2	12-16
12.4	12-17
12.4.1	12-19
12.4.2	12-22
12.4.3	12-23
12.5	12-24
12.5.1	12-24
12.5.2	12-26
12.6	12-28
12.6.1	12-31
12.6.2	12-34
12.7 I/O	12-35

-1~ -10

1	- 1
1.1	- 1
1.2	- 5
1.3	-21
1.4	-41
1.5 PID	-43
1.6 QCPU	-43
2	-44
3	-60
4 Q A	-90
5 GX Developer	-91

Category	Sub-category	Value
6		-94
	6.1	-94
	6.2	-97
7	-	-99
	7.1	-99
	7.2	-118
	7.3	(GX Configurator-AD) -129
	7.4	-146
		-151
8	-	-151
	8.1	-151
	8.2	-169
	8.3	(GX Configurator-DA) -180
	8.4	-197
		-202
9		-202
	9.1	-202
	9.2	-216
	9.3	-232
	9.4	-243
	9.3	(GX Configurator-CT) -251
	9.4	-267
10		-276
	10.1	-276
	10.2	-277

MELSEC-Q


QCPU

.

<

.>

	[]
QCPU(Q) (.) QCPU(Q), , ()	SH-080019 (13JQ43)
QCPU(Q) (.) QCPU(Q) , , . ()	SH-080020 (13JQ44)
QCPU(Q)/QnA () , , . ()	SH-080021 (13JC00)
Windows GPP GX Developer V8 GX Developer V8 , . ()	SH-080029 (13JN57)
Q64AD/Q68ADV/Q68ADI – () Q A/D , , . ()	SH-080028 (13JQ52)
Q62DA/Q64DA – () Q D/A , , . ()	SH-080027 (13JQ50)




(4) GX Developer

Q CPU RS-232C 115.2kbps
write/read

가, Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU USB
12Mbps GX Developer

26K




(5) MELSEC - AnS

Q CPU QA1S65B/QA1S68B MELSEC - AnS
(AnS)

(6)

Q CPU Q / AnS

AnS 60%



(7) 가 가
Q CPU 7 , 64

(8) RAM ROM 가

ROM
(SRAM /Flash /ATA)
가


2

2.1

2.1.1

Q CPU(Q) Q (, I/O,)
 Q3 B
 Q6 B
 QA16 B AnS (, I/O,)


2



*1: 1 .(Q00J/00/01CPU
 가)
 SRAM, Flash, ATA

*2: AnS , ,
 QA1S65B, QA1S68B

2.1.2

<p>Q3 B + Q6 B + QA1S B</p>	 <p>기본 베이스 모듈 (Q312B) 0 1 2 3 4 5 6 7 8 9 10 11 ← 슬롯 번호</p> <p>종실 케이블</p> <p>종실 베이스 모듈 (Q612B) 12 13 14 15 16 17 18 19 20 21 22 23</p> <p>종실 베이스 모듈 (Q668B) 24 25 26 27 28 29 30 31</p> <p>종실 베이스 모듈 (Q668B) 32 33 34 35 36 37 38 39</p> <p>종실 베이스 모듈 (Q658B) 40 41 42 43 44</p> <p>종실 베이스 모듈 (QA1S68B) 45 46 47 48 49 50 51 52</p> <p>종실 베이스 모듈 (QA1S68B) 53 54 55 56 57 58 59 60</p> <p>종실 베이스 모듈 (QA1S68B) 61 62 63</p> <p>※ 각 슬롯에 32점 모듈을 최대 64모듈 장착한 경우 :</p>
	<p>7 (8)</p>
	<p>64</p>
	<p>4096</p>
	<p>Q3 B(Q35B, Q38B, Q312B)</p>
	<p>Q6 B(Q65B, Q68B, Q612B), QA1S B(QA1S65B, QA1S68B)</p>
	<p>QC B(QC06B, QC12B, QC30B, QC50B, QC100B)</p>
	<p>(1) 7 (2) 13.2m (3) (,) (4) 가 (5) Q6 B QA1S6 B가 Q6 B QA1S6 B Q6 B (6) OUT IN (7) “ ”() “ ”가 “ ”가 “ ” PLC I/O 가 가 AnS (8)) Q CPU(Q) ()</p>

2.1.3

Q CPU

(1)

(a)

		/
Q MELSEC - NET/H	QJ71LP21 -25, QJ71BR11	4
Q Ethernet	QJ71E71 -100, QJ71E71 -B5, QJ71E71 -B2	4
Q CC-Link /	QJ61BT11, QJ61BT11N	4
	QI60	1
MELSECNET/MINI - S3	A1SJ71PT32 -S3, A1SJ71T32 -S3	()
AnS	A1SD51S, A1SD21 - S1, A1SJ71ID1 -R4, A1SJ71J92 -S3 (GET/PUT)	6 (Q)

Ethernet XEROX

(b) QnA/A

Q

CPU

FROM/TO	가
	A1SD61, A1SD62 A1SD61 -S1, A1SD62E
MELSECNET/MINI - S3	A1SJ71PT32 -S3, A1SJ71T32 -S3
	A1SD75P1/P2/P3 -S3 A1SD75M1/M2/M3
ID	A1SJ71ID1 -R4, A1SJ71ID2 -R4

(c)

GOT900

(Q

OS

가)

Q

가

GOT800 , A77GOT, A64GOT

(d) AnS

가

- A1SJ71ME81 ME - NET
- A1SJ71J92 - S3 JEMANET
- A1SD51S

	가
(X), (Y)	X/Y0~7FF
(M)	M0~8191
(L)	L0~8191
(B)	B0~FFF
(T)	T0~2047
(C)	C0~1023
(D)	D0~6143
(W)	W0~FFF
(F)	F0~2047

(e)

MELSECNET/10	A1SJ71LP21, A1SJ71BR11, A1SJ71QL21, A1SJ71QLP21S, A1SJ71QLP21GE, A1SJ71QBR11
MELSECNET(), /B	A1SJ71AP21, A1SJ71AR21, A1SJ71AT21B
Ethernet	A1SJ71QE71 - B2 - S3(- B5 - S3), A1SJ71E71 - B2 - B3(- B5 - B3)
, ,	A1SJ71QC24(N), A1SJ71UC24 - R2(- R4/- PRF)
CC - Link /	A1SJ61QBT11, A1SJ61BT11
	A1SJ71CMO - S3
ME - NET	A1SJ71ME81

(2)

Q CPU

- Q GX Developer Version 8 가

2.2

2.2.1

Q CPU GX Developer

GX Developer

GX Developer []

(1)

I/F, PLC I/F

(2)



PC I/F

PC

PLC I/F

PLC

-
- ()
PLC CPU
- ()
2 PLC CPU
- ()
(MELSECNET/10(H) Ethernet)

PLC CPU

() PLC CPU

PLC

PLC CPU

가

PLC CPU

CPU

(Q/A6TEL, C24)

2.2.2 GX Developer


Q Ethernet, MELSECNET/10(H), CC-Link

가

GX Developer

PLC

가 가



(1) Ethernet・MELSECNET/10(H), CC-Link

GX Developer

2

가 가




(2) MELSECNET/10(H), CC-Link



GX Developer

2

가 가



2.3 CPU




1 : Q02CPU USB 가 .

2 : ,

가 .

No.		
1)		.()
2)	LED	CPU () : Q () : A
3)	RUN LED	CPU : [RUN] : [STOP] : STOP RUN/STOP [STOP] [RUN] CPU RUN 가 STOP CPU가 CPU RUN RESET/L. CLR RUN/STOP [STOP] [RUN] RUN RUN/STOP [STOP] [RUN] [STOP] [RUN]
4)	ERROR LED	:) : :
5)	USER LED	: CHK F ON : :
6)	BAT. ALARM LED	: CPU 가 :
7)	BOOT LED	: boot : boot
8)		
9)	EJECT	CPU
10)		CPU
11)	USB *2	USB USB 가 .(B) Q02CPU
12)	RS-232 *2	RS-232 (QC30R2) 가 .


*2: USB , RS-232

No.																	
13)		<p>CPU OFF. Q CPU(Q) ()</p> <p>SW1 : CPU .(OFF) OFF : ON :</p> <p>SW2, SW3: .(SW2, SW3 OFF)</p> <table border="1"> <tr> <th>SW2</th><th>SW3</th><th></th></tr> <tr> <td>OFF</td><td>OFF</td><td>(0)</td></tr> <tr> <td>ON</td><td>OFF</td><td>SRAM (1)</td></tr> <tr> <td>OFF</td><td>ON</td><td>Flash /ATA (2)</td></tr> <tr> <td>ON</td><td>ON</td><td>ROM(4</td></tr> </table> <p>) RAM(3)</p> <p>SW4 : . OFF .(OFF) SW5 : . OFF. (OFF)</p>	SW2	SW3		OFF	OFF	(0)	ON	OFF	SRAM (1)	OFF	ON	Flash /ATA (2)	ON	ON	ROM(4
SW2	SW3																
OFF	OFF	(0)															
ON	OFF	SRAM (1)															
OFF	ON	Flash /ATA (2)															
ON	ON	ROM(4															
14)	RUN/STOP	<p>RUN : STOP :</p>															
15)	RESET/L.CLR	<p>RESET : , RESET</p> <p>L.CLR : "OFF"</p> <p>"0"</p>															
16)		.(M3 × 12)															
17)																	
18)		(.)															
19)		, RAM,															

2.4

2.4.1 Q CPU

Q CPU



- CPU : Q CPU가 ROM, boot
- RAM : ()
- ROM : Q CPU ROM
- (RAM) : , SFC
- (ROM) : Flash
- : ATA PC ()

2.4.2

Q CPU

가

(1) SRAM

Write/Read

Boot 가

- 32k/64k
-
- SFC
-

505k

Write/Read

(2) Flash

Read()

Boot 가

GX Developer Write()

Read()

(3) ATA

PLC ()

(FWRITE)

CSV / ATA PC

Boot 가

2.4.3

Q CPU

JEIDA/PCMCIA

PC

Q CPU

1

(1)

	SRAM	Flash		ATA		
	Q2MEM-1MBS/2MBS	Q2MEM-2MBF	Q2MEM-4MBF	Q2MEM-8MBA	Q2MEM-16MBA	Q2MEM-32MBA
()	1011.5k/2034k	2035k	4075k	7940k	15932k	31854k
가	256 /288	288		512		
	5000	5000		5000		
Write	—	10		100		
(mm)	42.8(W) × 45(H) × 3.3(D)					
(g)	15					

(2)

(a)

- SRAM

	Q2MEM - BAT
	1
(V)	3.0
(mAh)	48
	4 ()
	SRAM

SRAM

		() [hr]		
		(MIN)	(TYP)	SM51 ON
Q2MEM - BAT		2400	2.7	20
		5	5	50

*

*

“ B ” Q2MEM - 2MBS

CPU OFF SRAM

CPU ON

SRAM	CPU , ON

12 CPU ON ,

SRAM 1.1

(b)

GX Developer

Flash

(3)

(a)

ON/OFF

(b)

EJECT

ON

SM609 ON

SM604, 605 OFF

3

3.1

Q CPU Q2ASH, A2USH-S1CPU

		Q02CPU Q02HCPU Q06HCPU Q12CPU Q25HCPU Q2ASHCPU A2USHCPU-S1						
								/
		(), (), MELSAP-3(SFC), *A2USHCPU-S1 SFC MELSAP-II						
() (μs/)	LD	0.079	0.034				0.075	0.09
	MOV	0.237	0.102				0.225	-
(ms)		0.5~2000ms					5~2000ms	10~190ms
()		(0.5ms 가)					(5ms)	(10ms)
	()	28k	28k	60k	124k	252k	28k	28k
	()	28	28	60	124	124	28	1
()		8192(X/Y0-1FFF)						
()		4096(X/Y0-0FFF)				512 (X/Y0-1FF)		1024 (X/Y0-3FF)
	[M]()	8192(M0~8191)						M,L,S 8192
	[L]()	8192(L0~8191)						(0~8191)
	[B]()	8192(B0~1FFF)						
	[T]()	2048(T0~2047)(/)					250(T0~255)	
		/ (100ms/10ms)					2048	
		: 1~1000ms, 1ms , 100ms					10ms : 0~1000ms,	100ms
		: 0.1~100ms, 0.1ms , 10ms					10ms : 1~100ms,	(T0~199)
	[ST]()	0 (/)					10ms : 1~100ms,	
		(: 1~1000ms, 1ms , 100ms)					10ms (T200~255)	
		(: 0.1~100ms, 0.1ms , 10ms)					10ms (10~327670ms)	
		0(ST0~2047)					(T256~2047)	
	[C]()	()					D,W,R	
		1024 (C0~1023)					256	
		256(0,)					(C8~255)	
		(0,)					32	
[D]()	12288 (D0~12287)						(C256~1023)	
[W]()	8192 (W0~1FFF)						D,W,R	
[F]()	2048 (F0~2047)							
[V]()	2048(V0~2047)						-	
	[R]()	RAM : 32768(R0~32767) ¹				32768(RO~32767)	8192	
		1041408				1041408	(RO~8192)	
	[ZR]()	RAM : 32768(ZR0~32767) ¹				1041408	-	
		1041408				(ZR0~1042432)		
[SB]	2048 (SB0~7FF)						-	
[SW]	2048 (SW0~7FF)						-	
[S]	8192 (S0~8191)						M, L, S 8192	
[Z]	16 (Z0~15)						(0~8191)	

1: "04012" , B Q02H/Q06HCPU 65536 가 .
B Q12HCPU, Q25HCPU 131072 가 .

		Q02CPU	Q02HCPU	Q06HCPU	Q12CPU	Q25HCPU	Q2ASHCPU	A2USHCPU-S1
	[P]()	4096 (P0~4095) /					256 (P0~255)	
	[I]()	256 (I0~255) I28~I31 (0.5~1000ms, 0.5ms)				48 (I0~47), I28~I31 (0.5~1000ms, 0.5ms)	32 (I0~31)	
	[SM]()	2048 (SM0~2047)					256 (M9000~9255)	
	[SD]()	2048 (SD0~2047)					256 (M9000~9255)	
	[FX]()	16 (FX0~F)					-	
	[FY]()	16 (FY0~F)					-	
	[FD]()	5 (FD0~4)					-	
		: J ₩					-	
	() : U ₩G							
()	L0~8191 () (B, F, V, T, ST, C, D, W 가 가)					L1000~2047(L, B, T, C, D, W 가 가)		
RUN/PAUSE		X0~1FFF RUN/PAUSE 1 가						
		, , , , , , ()						
DC5V (A)		0.60	0.64			0.70	0.32	
(kg)		0.20			0.50		0.46	
[H×W×D](mm)		98.0×27.4×89.3			130×54.5×110		130×54.5×93.6	


MELSEC-QnA

MELSEC-A

(1) (FX, FY, FD)
가 (CALL)

FX
FY
FD

5



(2) / (SM/SD)

Q CPU

/

(SM/SD)

SM1
SM52

(3) (S)

SFC

SFC


() BL2WS1..... No.2 1

(4) (V)




(5) (ST) ST
 < > OUT ST100 K500

(6) / (T)
 < > OUT T200 K12
 OUTH T200 K12



(7) (J ~~W~~W(B))
 MELSECNET/H

(8) (U ~~W~~G)
 Q CPU



(9)

(R/ZR)


RAM

(SRAM, Flash)


RAM: 131,072 (Q12H/Q25H CPU

), SRAM : 1,041,408 , Flash : 1,042,432
32k

(a)



(b)




가		
[R]()	<ul style="list-style-type: none">• RAM 131,072(R0 - 32767, 32768)• SRAM (2M) : 32,768(R0 - 32767) 1,041,408 가• Flash(2M) : 32,768(R0 - 32767) 1,041,408 가• Flash(4M) : 32,768(R0 - 32767) Flash 1,042,432 가	Flash Read 가
[ZR]()	<ul style="list-style-type: none">• RAM 131,072(ZR0 - 131071)• SRAM (2M) : 1,041,408(ZR0 - 1041407),• Flash(2M) : 1,041,408(ZR0 - 1041407),• Flash(4M) : 1,042,432(ZR0 - 1042431),	

4 GX Developer

GX Developer

4.1 GX Developer

GX Developer



(4)



(5)

()




(6)





(7)

GX Developer



4.2



(1)

,

(2)



(3)



()

(4)

가

(5)


(6)



가



(7)



• Q CPU Write SW1
OFF()

• Q CPU가 STOP
RUN/STOP : STOP
RUN LED : CPU STOP
RESET/L.CLR : RESET 1
RUN/STOP : STOP RUN
RUN LED: CPU RUN


• Q CPU가 RUN 가

• Q CPU가 STOP RUN/STOP
RUN Q CPU RUN
RESET/L.CLR RUN/STOP RUN CPU
RUN

• Q CPU RUN RUN/STOP STOP RUN
STOP RUN
2 STOP RUN CPU RUN 가

5 GPP (1:)

5.1




*실제 실습기에서는 Motion CPU 실습을 위해 슬롯 0번이 비어 있습니다. 실습 시 PLC 파라미터의 I/O 할당에서 슬롯 0번에 대해 “반슬롯, 0점” 으로 설정할 필요가 있습니다.

5.2 1 (GPP ,)




[]-[]-[MELSEC
]-[GX Developer]



(5.2.1)

5.2.1 PLC

PLC 가
PLC “Q CPU” PLC “Q02(H)”



()

PLC
“Q CPU”
PLC
“Q02(H)”

()

프로젝트 이름 설정

☒ 프로젝트 이름 설정

드라이브/경로 A:\WQPRO

드라이브/경로 A:\WQPRO

프로젝트 이름 SC00L

제목

프로젝트는 새로 만들기

PLC 시퀀스 (DCPUmode)

PLC 유형 (Q02H)

프로그램 종류
☒ Ladder
☐ SFC
☐ MELBASIC
☐ ST

언어 설정
☒ 언행을 사용하지 않음
☐ 언행을 사용함
(ST 프로그램, FB, 구조체를 사용하는 경우에 선택한다)

☐ 프로그램명과 동일한 이름의 디바이스 할당명을 작성한다

프로젝트 이름 설정
☒ 프로젝트 이름 설정

드라이브/경로 A:\WQPRO

프로젝트 이름 SC00L


제목

확인

MELSOFT시리즈 GX Developer

! 지정된 프로젝트가 존재하지 않습니다.
프로젝트 새로 만들기를 작성하시겠습니까?

예(Y) 아니오(N)



가


5.2.2

- (1)
- PLC CPU SM411(0.2)
- LED

- (2)
- Y50~Y5F

- (3)


	A:WQPRO
	SCHOOL
	PRO1



- (4)




“MAIN”




()


()

가
“PRO1”

가





“MAIN”	“PRO1”
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100



(5)

가	
: Shift + Insert	: Shift + Insert
: Ctrl + Delete	: Ctrl + Insert



(다음 페이지로)



가

“SM411”



확인

SM411
(가)가



“C0

K10”

확인

(C0 K10)가



“SM400”

확인

SM400
(가)가




“BCD

C0 K4Y40”

확인

《이전 페이지에서》



(-[BCD CO K4Y40]-) 가



“C0”

확인

($\frac{\infty}{1}$)가

16



“RST

C0”

17

확인

18

19



5.2.3



“ ”

“COMMENT”

“C0”



“C0”

“ 1”


“PRO1”

5.2.4 FD

5.2.2



(계속해서)



FD()



가

/ : A:WQPRO
: SCHOOL



5.3 2 (PLC)



5.2.2

CPU

5.3.1 CPU

(1)-(3)
(Q02HCPU
.)

High Performance Model QCPU



(1)

가

(2)

RUN/STOP

OFF

(1 CPU 가)
OFF

RUN/STOP
STOP
RESET/L.CLR

(3) RS-232C

(4) CPU

Q CPU



[] - []

가 ,

: 2004 08 11

: 19 56 15

:




CPU

가

확인



Q CPU



[]-[PLC]

가

“ / ”

11/11/2019

11

가

확인

(이전 페이지에서)



위한 영역	<input type="text"/>
위한 영역	<input type="text"/>
<input type="button" value="닫기"/>	

(: RAM)	, (RAM), (ROM),

(6) CPU

Q CPU




[]-[PLC]

가 “ ”가

“ ”


가 가

(이전 페이지에서)




(7) CPU

Q CPU



[]-[PLC]



가








5.4 3 (PLC , ,)

5.4.1 CPU

5.2.2 5.2.3
Q CPU .

Q CPU RUN/STOP STOP .



PLC 가 “
”
“PRO1”,
(COMMENT), (PLC/
)




가

5.4.2

5.4.1 PLC CPU

Q CPU


RESET/L.CLR	1	RESET
RUN/STOP		RUN





가
가

5.4.3

5.4.1 PLC CPU C0 K10 K100 RUN



가
확인
() 가




“C0 K100”

확인
가



(다음 페이지로)

(0[진] 000[지]00[서])



가



C0

































가 0-99

BCD











0-99


제6장 PLC 명령과 기본 명령1

6.1 이 장에서 설명할 명령의 종류

번호	명령 기호 (이름)	기능	도면 표시 (사용 장치)	번호	명령 기호 (이름)	기능	도면 표시(사용 장치)
1	 로드	논리 연산 시작 [a 접점 연산 시작]	 X, Y, L, M, B, F, T, C	9	 아웃	코일 출력	 Y, L, M, B, F, T, C
2	 로드 인버스	논리 부정 연산 시작 [b 접점 연산 시]	 X, Y, L, M, B, F, T, C	10	 마스터 컨트롤	마스터 컨트롤 시작	 Y, L, M, B, F n=0~7 네스팅
3	 And	논리 곱 [a 접점 직렬 연결]	 X, Y, L, M, B, F, T, C	11	 마스터 컨트롤 리셋	마스터 컨트롤 종료	 n=0~7 네스팅
4	 And 인버스	논리 곱 부정 [b 접점 직렬 연결]	 X, Y, L, M, B, F, T, C	12	 세트	장치 세트	 Y, L, M, B, F
5	 Or	논리 합 [a 접점 병렬 연결]	 X, Y, L, M, B, F, T, C	13	 리셋	장치 리셋	 Y, L, M, B, F, T, C, D, W, R, A, Z, V
6	 Or 인 버스	논리 합 부정 [b 접점 병렬 연결]	 X, Y, L, M, B, F, T, C	14	 시프트	장치의 1 비트 시프트	 Y, L, M, B, F
7	 And 블록	논리 블록 간의 [AND] 블록 간의 직렬 연결	 X, Y, L, M, B, F, T, C	15	 시프트	장치의 1 비트 시프 트(펄스 동작)	 Y, L, M, B, F
8	 Or 블록	논리 블록 간의 OR 블록 간의 병렬 연결	 X, Y, L, M, B, F, T, C	16	 상승 엣지 펄스	펄스 입력 신호 가 올라갈 때에 프로 그램 1주 기 분의 펄 스가 발생	 Y, L, M, B, F

*  부분에 관한 자세한 설명은 PLC 기초에 관한 교재나 프로그래밍 매뉴얼을 참조하십시오.



번호	명령 기호 (이름)	기능	도면 표시(사용 장치)	번호	명령 기호 (이름)	기능	도면 표시(사용 장치)
17	PLF 하강 엣지 펄스	펄스 입력 신호 가 내려갈 때에 프로 그램 1주 기 분의 펄 스가 발생		25	CALLP 콜 피	서브 루틴 프로그램 호출	
18	MPS 푸시	분기 시작		26	RET 리턴	서브 루틴 프로그램의 리턴	
19	MRE 리드	중간 분기		27	FEND 에프 앤드	메인 루틴 프로그램의 종료	
20	MPP 팝프	분기 종료		28	END 앤드	프로그램 종료 END 처리	프로그램의 마지막에 만드시 포함
21	NOP 노프	무처리	프로그램 말소 또는 공백용				
22	CJ 시 제 이	조건 점프 (즉시 실행형)					
23	SCJ 에스 시 제 이	조건 점프 [조건 1스캔 후 실행형]					
24	CALL 콜	서브 루틴 프로그램 호출					

*  부분에 관한 자세한 설명은 PLC 기초에 관한 교재나 프로그래밍 매뉴얼을 참조하십시오.

6.2 OUT SET/RST



	A:\SCHOOL
	B - 1

OUT





	A:\SCHOOL
	B - 2

SET RST



6.3



	A:\SCHOOL
	B-3



	()
100ms 100ms	T0~T199(200)
10ms 10ms	
100ms	

6.4

	A:\SCHOOL
	B - 4



가

RST

(

RST

0

K1~K32767
(K0~K-32768 K1

).

[0~-32768
1
ON]

D()


C30

X0가

D10 (

24) ON



가



D 가

	A:\SCHOOL
	EX1

(X0) ON 3 (Y70)가
가 (Y71)
6 (X1)




(1)




PLC 가 QCPU, PLC Q02(H)

OK



가



가

[F5 X 0 ↵ Shift + F5 C 0 ↵ F7 M 0 ↵]

⊕

F4



(3)

PLC


CPU가 RUN
STOP



PLC




+



PLC




PLC





(4)

CPU RESET

CPU가 RUN
RUN



()



X0 ON Y70 ON T0





3 ON T0 Y70 OFF가 , Y71

X1 ON/OFF C0가
(6 ON) Y71 OFF


6.5 PLS (가 1 ON)

PLF (가 1 ON)


	A:\SCHOOL
	B - 5



● ()





[]




		가																				
										(16)												
		X	Y	M	L	S	B	F	T	C	D	W	R	A0	A1	Z	V	K	H	P	I	N
PLS	㉔																					
PLF	㉔	㉔																				3

●

가




[]



PLS, PLF


ON OFF

[]



[]


	A:\SCHOOL
	B - 6



PLS, PLF


● ON OFF

[PLS
, PLF
.]






[]

	A:\SCHOOL
	B - 7



	A:\SCHOOL
	EX2



6.4

(1)

(2)

(3)

(4)

- X2 ON Y70 ON , X0 ON Y70 OFF
(X2 ON X0 ON Y70 OFF .).
- X3 OFF Y71 ON , X1 ON Y71
OFF .

TEST3


6.6 MC

()

MCR

()

	A:\SCHOOL
	B - 8




-
- | | | |
|----|---|---|
| MC | N | M |
|----|---|---|

 ~

MCR	N
-----	---

 (MC~MCR)
(N) N0~N15 16
- MC~MCR

MC~MCR	OUT
OFF	SET, RST, SFT
가 0	100ms , 10ms




).

가		(16)																5	3
MC	n	①	②	③	④	⑤	⑥	⑦	⑧	⑨	⑩	⑪	⑫	⑬	⑭	⑮	⑯		
MCR	n	①	②	③	④	⑤	⑥	⑦	⑧	⑨	⑩	⑪	⑫	⑬	⑭	⑮	⑯		
MC 5 , MCR 3																			

MC~MCR

- MC, MCR

	A:\SCHOOL
	B - 9



- MC~MCR ().

MC N
MCR N MC 가



- N
- M MC

- MC M

	A:\SCHOOL
	EX3

MC, MCR

- X7 OFF
X2 ON
X3 ON
- X7 ON
3 10



6.4

(1)

(2)

(3)

(4)


- X7 OFF
X2 ON Y71
X3 ON Y72가
- X7 ON
X0 ON Y70
Y71 3
Y72가 10
(Y70, Y71, Y72 .).

MCR (N)	가

6.7 CJ SCJ CALL RET FEND

	A:\SCHOOL
	EX3

6.7.1 CJ (.....)
SCJ (..... 1)



● CJ ON ()


OFF


● SCJ ON ,
()

OFF




● SCJ , ON

[]






- CJ SCJ P0~P255
END
- CJ SCJ
FEND (FEND .).



- CJ CJ




- ON CJ, SCJ

END ON/ON

<div></div>		가																									
										(16)																	
		X	Y	M	L	S	B	F	T	C	D	W	R	A0	A1	Z	V	K	H	P	I			N			
CJ	P**	P																									3
SCJ	P**																										

	A:\SCHOOL
	EX4

” “SCJ ” GPPW CPU , “CJ



6.4

- (1)
- (2)
- (3)
- (4)



(1) X0, X1 OFF CJ, SCJ

(2) X0 ON CJ



P10

Y70 ON 가

Y70 ON

[CJ, SCJ]

[CJ]





(3) X0 OFF X1 ON SCJ

P10

Y70 OFF

[SCJ]

[SCJ]



(4) Y71 CJ, SCJ

X3 ON/OFF


● CJ

SCJ

[CJ]

[SCJ]


X1 ON



0	LD	X0
1	CJ	P10
4	LD	X1
5	SCJ	P10
8	LDI	X0
9	ANI	X1
10	OUT	Y70
11	P10	
12	LD	X3
13	OUT	Y71
14	END	




0	LD	X0
1	CJ	P10
4	LD	X1
5	SCJ	P10
8	LDI	X0
9	ANI	X1
10	OUT	Y70
11	P10	
12	LD	X3
13	OUT	Y71
14	END	




TEST4

6.7.2 CALL(P)
RET






가 CALL, RET

가 PLC가



P RET
P 0~254 (CJ, SCJ
.).








● CALL(P)

5

가




가															
(16)															
	X	Y	M	L	S	B	F	T	C	D	W	R	A0	A1	Z
CALL(P)															
RET															
CALL(P)															
3															
RET															
1															



GX Developer

CPU



(1) X2가 OFF

0~FEND

X3 ON/OFF Y70 ON/OFF

X4 ON/OFF Y71

X2가 OFF


(2) X2가 ON

P10

4 FEND

X3 ON/OFF Y70 ON/OFF

X4 ON/OFF Y71 ON/OFF




X2가 ON




TEST5

6.7.3 FEND




CJ, SCJ
(CALL, RET)


● FEND PLC 0



(a) CJ




(b)




- FEND

- FEND ()

END




	A:\SCHOOL
	EX6



6.4

- (1)
- (2)
- (3) PLC
- (4)



GX Developer

CPU



(1) X3 OFF


0~FEND

X4 ON/OFF Y70

ON/OFF

X5 ON/OFF Y72

X3 OFF



(2) X3 ON

CJ P10

X4 ON/OFF Y70

X5 ON/OFF Y72가 ON/OFF

X3 ON




TEST4

	A: \ SCHOOL
	EX5


6.8

6.8.1 1

LD~NOP
X0 ON Y70 0.5 Y74 Y77
X1 ON Y70 OFF , Y74 Y77
[]



GX Developer



	A: \ SCHOOL
	TEST2


6.8.2

2

SET, RST
X0 ON Y70 1 , Y70 10
5
X1 ON Y70




GX Developer





- | | |
|---------|---------|
| ① _____ | ⑤ _____ |
| ② _____ | ⑥ _____ |
| ③ _____ | ⑦ _____ |
| ④ _____ | |



(1)



(2)




	A: \ SCHOOL
	TEST3


6.8.3 3

PLS, PLF

X0	Y70	ON	OFF	ON	OFF	,
X0	Y71	ON	OFF	ON	OFF	.



GX Developer





- ①
- ②

	A: \ SCHOOL
	TEST4

6.8.4 4

CJ, CALL, RET, FEND
X7 OFF Y70 Y71 5 , X7 ON
Y72 Y73 10 , X0 ON
Y70~Y73





- ① _____
- ② _____
- ③ _____
- ④ _____
- ⑤ _____
- ⑥ _____

TEST		
1	①	Y70
	②	X001
	③	T1
	④	T0
	⑤	Y74
2	①	SET M0
	②	C0
	③	Y070
	④	SET M11
	⑤	RST C0
	⑥	RST M0
	⑦	RST C0
3	①	PLS
	②	PLF
4	①	PO
	②	CALL
	③	FEND
	④	CALL
	⑤	FEND
	⑥	RET

7.1 ()


PLC CPU ON OFF 1 0
 1 0 2
 (Binary number , BIN)
 10 가
 PLC
 () 10 2 2 10
 가
 10 2 , 16 , 2 10 (BCD)

10 Decimal

- 10 “0~9 10 ()

9가 “10” 가

- 10 “153”

$$\begin{aligned}
 153 &= 100 + 50 + 3 \\
 &= 1 \times 100 + 5 \times 10 + 3 \times 1 \\
 &= 1 \times 10^2 + 5 \times 10^1 + 3 \times 10^0
 \end{aligned}$$


10 (0~9)

“ ”

..... (0, 1, 2.....)
 10 10

- MELSEC-A PLC 10 “K”

2 Binary... BIN

- 2 “0 1 2”
1 “10” 가
0, 1 1

2	10
0	0
1	1
10	2
11	3
100	4
101	5
110	6
111	7
1000	8
⋮	⋮

- 2 10 가
“10011101”
10

7	6	5	4	3	2	1	0	←
1	0	0	1	1	1	0	1	← 2
2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0	← (“2”) }
128	64	32	16	8	4	2	1	

10

$$\begin{aligned}
 &= 1 \times 128 + 0 \times 64 + 0 \times 32 + 1 \times 16 + 1 \times 8 + 1 \times 4 + 0 \times 2 + 1 \times 1 \\
 &= 128 + 16 + 8 + 4 + 1 \\
 &= 157
 \end{aligned}$$

2 “ 가 1 ” 10
가

16 Hexadecimal

- 16 “0~9 A~F” 16 F가 “10” 가

10	16	2
0	0	0
1	1	1
2	2	10
3	3	11
4	4	100
5	5	101
6	6	110
7	7	111
8	8	1000
9	9	1001
10	A	1010
11	B	1011
12	C	1100
13	D	1101
14	E	1110
15	F	1111
16	10	10000
17	11	10001
18	12	10010
⋮	⋮	⋮
19101	4 A 9 D	0 1 0 0 1 0 1 0 1 1 0 1

3 2 1 0 ←
4 A 9 D ← 16


$$\begin{aligned}
 &= (4) \times 16^3 + (A) \times 16^2 + (9) \times 16^1 + (D) \times 16^0 \\
 &= 4 \times 4096 + 10 \times 256 + 9 \times 16 + 13 \times 1 \\
 &= 19101
 \end{aligned}$$

n
16 16


- 16 1 2 4
- MELSEC-A PLC 16 “H”
- 16 (X, Y) (B) (W)

2 10 Binary Coded Decimal.. BCD

- 2 10 “10 2






- 2 10 10 0~9999(4) 16



- 2 10


7 ()






MELSEC - A

- 8 1 , 16 (2) 1 .



- MELSEC - A 16








- 16 (1) 2 가 .


0~65535
-32768~0~+32767

- MELSEC - A (1~+32767) 2 .

- 2 2 1 0 0 1 1




2	10	2	10	16
(Binary Coded Decimal) BCD	(Binary) BIN	(Decimal) K	(Hexadecimal) H	
00000000	00000000	0	0000	
00000000	00000001	1	0001	
00000000	00000010	2	0002	
00000000	00000011	3	0003	
00000000	00000100	4	0004	
00000000	00000101	5	0005	
00000000	00000110	6	0006	
00000000	00000111	7	0007	
00000000	00001000	8	0008	
00000000	00001001	9	0009	
00000000	00010000	10	000A	
00000000	00010001	11	000B	
00000000	00010010	12	000C	
00000000	00010011	13	000D	
00000000	00010100	14	000E	
00000000	00010101	15	000F	
00000000	00010110	16	0010	
00000000	00010111	17	0011	
00000000	00011000	18	0012	
00000000	00011001	19	0013	
00000000	00100000	20	0014	
00000000	00100001	21	0015	
00000000	00100010	22	0016	
00000000	00100011	23	0017	
00000001	00000000	100	0064	
00000001	00100111	127	007F	
00000010	01010101	255	00FF	
00010000	00000000	1000	03E8	
00100000	01000111	2047	07FF	
01000000	10010101	4095	0FFF	
	00100111	10000	2710	
	01111111	32767	7FFF	
	11111111	-1	FFFF	
	11111111	-2	FFFE	
	10000000	-32768	8000	




7.2

	A:\SCHOOL
	B - 1


7.2.1 MOV(P) (16)



● “ON” T0
D0 (), ()
● T0 2 (BIN)
D0



● “ON” 10 157 D2 10
D2 2
(K) 2






“ON”


16

4A9D

D3




MOV MOVP



가
(1).

MOV

MOVP



		가																					
										(16)													
		X	Y	M	L	S	B	F	T	C	D	W	R	A0	A1	Z	V			K	H	P	I
MOV	S	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>					K1
	D		<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>							K4
																							5

X2, X3, X4, X5, X7

X2, X3, X4, X5, X7


D0~D3

PLC

$$[\quad] \quad [\quad] \quad [\quad]$$



“D0”

“ ”



디바이스	+F E D C	+8 A 9 8	+7 6 5 4	+3 2 1 0		
D0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1	15	(.).
D1	0 0 0 0	0 0 0 0	0 0 1 1	0 1 0 0	52	10 157(K157) :
D2	0 0 0 0	0 0 0 0	1 0 0 1	1 1 0 1	157	16 4A9D
D3	0 1 0 0	1 0 1 0	1 0 0 1	1 1 0 1	19101	10
D4	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0	
D5	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0	
D6	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0	

○ : OFF (2 0 ON/OFF)
 ● : ON (2 1)



16



16

가

16

[]

디바이스	+F E D C	+8 A 9 8	+7 6 5 4	+3 2 1 0	
D0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1	00F
D1	0 0 0 0	0 0 0 0	0 0 1 1	0 1 0 0	0034
D2	0 0 0 0	0 0 0 0	1 0 0 1	1 1 0 1	009D
D3	0 1 0 0	1 0 1 0	1 0 0 1	1 1 0 1	4A9D
D4	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0
D5	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0
D6	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0
...

2



가

[]


데이터소스 : [DB] 데이터 형식 : [테이블명] 문자 : [Y/N] 날짜 형식 : [YYYYMMDD] 수식 : [Y/N]
☐ 테이블 이름 ☐ 연결할 데이터베이스 ☐ 테이블
☐ 쿼리 이름 ☐ 함수
☐ ASC로 정렬

데이터소스	-1000	-4568	-2558	-3218		=
D8	0000	0000	0000	1111		15
D1	0000	0000	0011	8100		52
D2	0000	0000	1001	1101		157

	A:\SCHOOL
	EX7

GX Developer

“MOV ”



6.4

- (1)
- (2)
- (3)
- (4)

: [MOV K200 D0]

K100

K200

MOV

K200

D0

MOV

D0

D1

MOV K200 D0

확인

취소

도움말

“MOV K200 D0”

“2”

“1”


Insert

“ ”

“ ”

덮어쓰기

가




	A:\SCHOOL
	B - 12


7.2.2 BIN(P) BCD BIN

35


/



- “ON” (S) 2 (BIN) (D)





- BCD PLC BIN



K4X20 ?

- D(), T(), C()
1 가 16 (1) , 1
- (X, Y, M) 16
16 가
- 4




* - 92


<div></div>		가																		K1 S K4	5
									(16)												
		X	Y	M	L	S	B	F	T	C	D	W	R	A0	A1	Z	V	K	H		
BIN		<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>					
		<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>					

	A:\SCHOOL
	B - 13

7.2.3 BCD(P) BIN BCD





- (BIN) 2 10 (BCD) 2
- BCD
- PLC (,)



BCD

- BCD (BIN BCD)가 0~9999
가 가
- (50 : OPERATION ERROR)
- 9,999
DBCD 99,999,999




<div></div>			가																						
			(16)																						
			X	Y	M	L	S	B	F	T	C	D	W	R	A0	A1	Z	V	K	H	P			I	N
BCD	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	K1 S K4	5
			<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	

	A:\SCHOOL
	B - 13

GX Developer

“BCD ”



6.4


(1)

(2)

(3)


(4)

X0 ON Y40~Y47 BCD
C0 . X1 ON C0





TEST6

7.2.4



	A:\SCHOOL
	B - 13


7.2.5 FMOV(P) ()
BMOV(P) ()




FMOV

- FMOV “ON” (S) (D) (N)

X3 ON FMOV




- FMOV



FMOV

RST

가



BMOV

● BMOV

“ON”

②

②

①


②

□

X5

ON

BMOV




● BMOV

(: ,)

		가																					
										(16)													
		X	Y	M	L	S	B	F	T	C	D	W	R	A0	A1	Z	V	K	H			P	I
<div><div>BMOV</div><div><div>①</div><div>②</div><div>③</div></div></div> <div><div>BMOV</div><div><div>①</div><div>②</div><div>③</div></div></div>	①	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○							K1
	②		○	○	○	○	○	○	○	○	○	○	○			○	○						9
	③																	○	○				K4


() BMOV A0, A1

[]

X3 ON .
365가 D0~D7
8




□単位△	+0	+1	+2	+3	+4	+5	+6	+7
D0	385	395	385	385	385	385	385	385
D8	7000	7000	7000	7000	7000	7000	7000	7000
D16	7000	7000	7000	7000	7000	7000	7000	7000
D24	0	0	0	0	0	0	0	0
D32	0	0	0	0	0	0	0	0
D40	0	0	0	0	0	0	0	0
D48	0	0	0	0	0	0	0	0
D56	0	0	0	0	0	0	0	0

X5	ON
D0~D15	16
D32~D47	16




- D가

FMOV



- 4
 - 16 OFF ➡ MOV 例 MOV K0 K4M0
 - 32 OFF ➡ DMOV 例 DMOV K0 K8M0
 - 32 ➡ FMOV 例 FMOV K0 K4M0 K4
- (64 OFF .)


BMOV



	A:\SCHOOL
	EX9

GX Developer

FMOV



6.4

(1)

(2)

(3)

(4)

X0 ON

D0~D4

200

X1 ON

디바이스	+0	+1	+2	+3	+4	+5	+6	+7	-
D0	200	200	200	200	200	0	0	0	
D8	0	0	0	0	0	0	0	0	
D16	0	0	0	0	0	0	0	0	
D24	0	0	0	0	0	0	0	0	
D32	0	0	0	0	0	0	0	0	
D40	0	0	0	0	0	0	0	0	
D48	0	0	0	0	0	0	0	0	
D56	0	0	0	0	0	0	0	0	

10

16

, 2

가 가



: 10 10

: 16 16


: 2

TEST7

7.3




- 1 (S1) 2 (S2) 2
- 1 a {}



- = S1 S2 1 2가
- < S1 S2 1 2
- > S1 S2 1 2
- <= S1 S2 1 2
- >= S1 S2 1 2
- < S1 S2 1 2가

- CPU
- X3 X4 ON
- C10 (2 (Y40~Y4F)).
- Y70~Y76 ON

Y70~Y76 ON



- 200
-

/

가		(16)																K1	5
		X	Y	M	L	S	B	F	T	C	D	W	R	A0	A1	Z	V	K	
		○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	
		○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	K4

7



K4가
가 8 가 A3HCPU 16

	A:\SCHOOL
	EX10

FD

>, <


0sec≤T0<3sec→Y70 : ON, 2.7sec<T0<3.3sec→Y71 : ON, 3sec<T0≤6sec→Y72 : ON



(1) FD

FD

●



- “SCHOOL”
- “SCHOOL”




[-a-]


가
[-a-]



- “EX10”




6.4



(2)

(3)

● X0 ON








TEST8












































7.4

	A:\SCHOOL
	B - 16




7.4.1 + (p)
 - (p)





		가																						
										(16)														
		X	Y	M	L	S	B	F	T	C	D	W	R	A0	A1	Z	V	K	H	P	I	N	K1 S K4	5 T
/	 	  																						
	   																							


7



	A:\SCHOOL
	EX11

GX Developer

“+, - ”




6.4

- (1)
- (2)
- (3)
- (4)

□

(1) X0 ON X30~3F X20~2F
Y40~53
(2) X1 ON X30~3F X20~2F
Y40~53 가
Y70 ON Y40~53 0





+ D0 D1 = D1 + D0 → D1
100 + 300 → 400

□ — TEST9

	A:\SCHOOL
	B - 18

7.4.2 * (P) BIN16
/ (P) BIN16





-
- - 5 ÷ (- 3) = 1 - 2
- 5 ÷ (- 3) = - 1 - 2
- 0 0
 $\left. \begin{array}{l} 0 \div 0 \\ 1 \div 0 \end{array} \right\}$ "OPERATION ERROR"
0 ÷ 1 가 0

- CPU
- X0 ON D0 2000(BIN)
- X2 ON "60000" 16
D10 "-5536"

30 × 2000 = 60000

● X3 ON 2000 ÷ 600 = 200 3

<div></div>		가																					
										(16)													
		X	Y	M	L	S	B	F	T	C	D	W	R	A0	A1	Z	V	K	H			P	I
<div>/</div>	<div><div></div><div></div><div></div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	K1
	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	S	
	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	<div></div>	K4


().

[illegible]

	A:\SCHOOL
	EX12

GX Developer

“* , / ”



6.4


- (1)
- (2)
- (3)
- (4)

(1) X0 ON X20~2F X30~3F

Y40~5F

(2) X1 ON X20~2F X30~3F

Y50~5F , Y40~4F



가 0~32,767

16

TEST10, TEST11

● A PLC 16 1
.
.
● A PLC 2 (32)
2 “D”

	<div style="border: 1px solid black; display: inline-block; padding: 2px;">1</div> 16	<div style="border: 1px solid black; display: inline-block; padding: 2px;">2</div> <div style="text-align: center;">← 32 →</div>
	MOV (P)	DMOV (P)
	BIN (P)	DBIN (P)
	BCD (P)	DBCD (P)
	<, >, <= >=, =, <>	D<, D>, D<= D>=, D=, D<>
	+ (P)	D + (P)
	- (P)	D - (P)
	* (P)	D * (P)
	/ (P)	D / (P)
가	-32,768 $\begin{bmatrix} 0 \\ \vdots \\ 9,999 \end{bmatrix}$ 32,767 () BIN(P), BCD(P)	-2,147,483,648 2,147,483,647 $\begin{bmatrix} 0 \\ \vdots \\ 99,999,999 \end{bmatrix}$ () DBIN(P), DBCD(P)
가	K1 K4	K1




Figure 1 illustrates the bit structure of the 64-bit B field in the IEEE 754-2008 floating-point format. The B field is divided into three segments: a 32-bit segment (B31 to B0), a 16-bit segment (B31 to B16), and a 2-bit segment (B31 to B15). The bit values for each segment are shown in the table below.

Bit Position	Bit Value
B31	2147483648
B30	1073741824
B29	536870912
B28	268435456
B27	134217728
B26	67108864
B25	33554432
B24	16777216
B23	8388608
B22	4194304
B21	2097152
B20	1048576
B19	524288
B18	262144
B17	131072
B16	65536
B15	32768
B14	16384
B13	8192
B12	4096
B11	2048
B10	1024
B9	512
B8	256
B7	128
B6	64
B5	32
B4	16
B3	8
B2	4
B1	2
B0	1

The diagram also shows the bit structure of the 64-bit B field in the IEEE 754-2008 floating-point format, with the bit values for each segment. The bit values for the 32-bit segment (B31 to B0) are shown in the table below.

Bit Position	Bit Value
B31	2147483648
B30	1073741824
B29	536870912
B28	268435456
B27	134217728
B26	67108864
B25	33554432
B24	16777216
B23	8388608
B22	4194304
B21	2097152
B20	1048576
B19	524288
B18	262144
B17	131072
B16	65536
B15	32768
B14	16384
B13	8192
B12	4096
B11	2048
B10	1024
B9	512
B8	256
B7	128
B6	64
B5	32
B4	16
B3	8
B2	4
B1	2
B0	1

• 2 (32)
 2
 가 1 (- 32768~+32767)



	A:\SCHOOL
	B - 19

7.4.4

(*, /)

1

$(K4X30) \times 3.14 \rightarrow (K8Y50) - (K2Y48)$

3.14 100 314 100 .


()

$(K4X30) \div 0.006 \rightarrow (K8Y50) - (K4Y40)$


•

0.006 6 1000 .

1



2



7.5

7.5.1

Z, V

- (Zn, Vn)



$D0^Z \rightarrow \underline{(0+Z)}$

Z가 0 D0
Z가 50 D50


- Z, Z1~Z6 • V, V1~V6
- (Zn, Vn) 16
- 32768~+32767

.....X, Y, M, L, S, B, F (K4Y40^Z)
.....T, C, D, R, W (D0^Z)
.....K, H (K100^Z)
.....P





●



●

7.2.1


(X27~X20)

2

X0

ON

Y27~X20
Z=50
D02=D50




디바이스	+0	+1	+2	+3	+4	+5	+6	+7	*
D0	0	0	0	0	0	0	0	0	0
D8	0	0	0	0	0	0	0	0	0
D16	0	0	0	0	0	0	0	0	0
D24	0	0	0	0	0	0	0	0	0
D32	0	0	0	0	0	0	0	0	0
D40	0	0	0	0	0	0	0	0	0
D48	0	0	1124	0	0	0	0	0	0
D56	0	0	0	0	0	0	0	0	0

D50 T2

7.5.2


R

- (R) (D) 16
- (RAM)



- OFF
MOV(P) 0


- 1K (1024)



- R0~R1023 1K
PLC

PLC




PLC



A

● A

1



0

● CPU


6.4

● X0 ON/OFF(), X1 ON/OFF()

6.4

7.6

, K(10) D() 가 .



● GX Developer FD

	TC
--	----

 PLC

가 (1) 7.3

 (2)~(4) 6.4

- (1)FD
- (2)
- (3)
- (4)



(1)

(X20~2F)
X0 ON .
X4 ON
Y70 ON (

1	2	3	4
---	---	---	---

)
123.4 Y70 ON .).
(Y40~4F) T10

(2)

(X30~3F)
X1 ON .
X5 OFF ON
ON ON () Y71
ON .
(Y50~5F) C10 (X5가 ON
)
X6 ON C10 0
C10 ON


	A:\SCHOOL
	TEST5

7.7





7.7.1 1 MOV

X0~X7 8 D0 Y70~Y77 8

(X0 ON Y70 ON)



GX Developer



MOV






	A:\SCHOOL
	TEST6

7.7.2 2 BIN, BCD

X1 ON Y40~Y4F BCD
(C0) (X20~X2F) X0
ON



GX Developer



- ① _____
- ② _____
- ③ _____
- ④ _____




	A:\SCHOOL
	TEST7

7.7.3 3 FMOV

X0 ON Y40~Y7F 64 ON , X0
OFF Y40~Y7F 64 OFF




GX Developer




CPU

2



가 64 (Y40~Y7F) ? 255

- ①
- ②
- ③





FMOV

130


	A:\SCHOOL
	TEST8

7.7.4 4

2 BCD (A - B)
BCD (Y40~Y4F)



CPU 2






- ① _____
- ② _____
- ③ _____
- ④ _____

	A:\SCHOOL
	TEST9

7.7.5 5 +, -

X0 ON (X20~X2F) D3
D2(32) , D1 D0
(Y40~Y5F)
X1 ON (X20~X2F)
D5 D4 D1 D0
가 Y77 ON 2





	A:\SCHOOL
	TEST10

7.7.6 6 *, /

X0 ON
 X2 ON
 BIN
 , X3 ON
 X20~X27 X30~X37
 BIN
 Y40~Y4F BCD
 Y60~Y67 BCD

$(X20 \sim X33) \times 1, 100 \Rightarrow (Y40 \sim Y5F)$
 $(X20 \sim X3F) \div 40, 000 \Rightarrow$ 商 (Y40~Y5F)X4 ON
 余 (Y40~Y5F)X4 OFF

GX Developer



- ① _____
- ② _____
- ③ _____
- ④ _____
- ⑤ _____
- ⑥ _____

	A:\SCHOOL
	TEST11


7.7.7 7 D*, D/

X2가 ON 5 (X20~X33)
 1,100 BIN 가 99,999,999 8
 (Y40~Y5F)
 X3 ON 8 (X20~X3F)
 40,000 BIN X4가 ON
 , X4가 OFF 8 (Y40~Y5F)

$(X20 \sim X33) \times 1,100 \Rightarrow (Y40 \sim Y5F)$
 $(X20 \sim X3F) \div 40,000 \Rightarrow (Y40 \sim Y5F) \dots\dots X4 \text{ ON}$
 $(Y40 \sim Y5F) \dots\dots X4 \text{ OFF}$



GX Developer



- ①
- ②
- ③
- ④
- ⑤
- ⑥
- ⑦

TEST		
5	①	K2 X000
	②	K2 Y070
6	①	DO
	②	K4 X020
	③	BCD
	④	K4 Y040
7	①	K2 Y040
	②	K8
	③	K0
8	①	BIN P
	②	BIN P
	③	>
	④	<=
9	①	D + P
	②	D - P
10	①	BIN
	②	BIN
	③	*P
	④	/P
	⑤	BCD
	⑥	BCD
11	①	DMOV P
	②	D * P
	③	DBIN P
	④	DMOV P
	⑤	D/P
	⑥	D14
	⑦	D16

8.1

- ACPU 1 , Q CPU
가 /
- (1)
- (a)
- 가
- (b)
- (c) (write protect)
- (2)
- (a)
- -
 - /SFC
- (b)
- -
 -
 -
- (c)
- - SFC
- (d)
- (e) PLC ()

(3)

Q CPU

		RAM	ROM	SRAM	Flash	ATA	
		x					1 /
		x					1 /
		x					
		x					
		x					
	x		x			x	
	x		x		x	x	1 /
	x	x	x		x	x	
SFC	x	x	x		x	x	
	x	x	x		x	x	
PLC	x	x	x	x	x	x	


: , : 가 , x: 가

	PARAM. QPA
	IPARAM. QPA
	***. QPG
	***. QCD
	***. QDI
	***. QDR
	***. QDL
	***. QTD
SFC	***. QTR
	***. QFD
PLC	***. ***

*** 가

(4)

GX Developer




8.1.1

IC

Q CPU

2 가

, RAM, ROM
SRAM, Flash, ATA 3 가



Q CPU

		Q02CPU	Q02HCPU	Q06HCPU	Q12HCPU	Q25HCPU	포맷 여부
내장 메모리	프로그램 메모리	28k스텝 (112k바이트)	28k스텝 (112k바이트)	60k스텝 (240k바이트)	124k스텝 (496k바이트)	252k스텝 (1008k바이트)	필요 (GX Developer에서 실행)
	표준 RAM	64k바이트	64k바이트 128k바이트 *1	64k바이트 128k바이트 *1	64k바이트 *2 256k바이트 *2		필요 (GX Developer에서 실행)
	표준 ROM	(112k바이트)	(112k바이트)	(240k바이트)	(496k바이트)	(1008k바이트)	필요없음
메모리 카드	SRAM 카드	Q2MEM-1MBS:1M바이트 Q2MEM-2MBS:2M바이트					필요 (GX Developer나 PLC에서 실행)
	Flash 카드	Q2MEM-2MBF:2M바이트 Q2MEM-4MBF:4M바이트					필요없음
	ATA 카드	Q2MEM-8MBF:8M바이트 Q2MEM-16MBF:16M바이트 Q2MEM-32MBF:32M바이트					필요 (GX Developer나 PLC에서 실행)

*1 : 기능버전 B중 시리얼 번호 "04012" 이후의 Q02H/Q06HCPU는 표준 RAM 용량이 128k바이트로 됩니다.


*2 : 기능버전 B 이후의 Q12H/Q25HCPU는 표준 RAM 용량이 256k바이트로 됩니다.

(1)

Q CPU

(

, RAM, ROM)



(10.1.3 (2))

(1) Q CPU	RAM
(2)	1k

CPU	가	가
Q02(H)CPU	28k (112k)	28
Q06HCPU	60k (240k)	60
Q12HCPU	124k (496k)	124
Q25HCPU	252k (1008k)	252

CPU	RAM	가
Q02CPU	64k	2 * 1
Q02HCPU	64k /128k	2 * 1
Q06HCPU	64k /128k	2 * 1
Q12HCPU	64k /128k	2 * 1
Q25HCPU	64k /128k	2 * 1


* 1: 1 가

CPU	ROM	가
Q02(H)CPU	112k	28
Q06HCPU	240k	60
Q12HCPU	496k	124
Q25HCPU	1008k	252

(2)

Q CPU

•



(1)	(SRAM, ATA)
(2)	IC 1k

•

가

		가
Q2MEM - 1MBS	1011.5k	128
Q2MEM - 2MBS	2023k	256
Q2MEM - 2MBF	2032k	256
Q2MEM - 4MBF	4080k	288
Q2MEM - 8MBA	7972k	512
Q2MEM - 16MBA	15964k	512
Q2MEM - 32MBA	31918k	512


8.2.1

Q CPU

1

GX Developer

“ ”



“ ” “ ”


” “
;

” “
;

” “
;

” 5 가 Q CPU

Q CPU ON CPU STOP RUN



Q CPU

*

8.2.2

(1)


(a) ON STOP

RUN 1

(b) []

(c)

가




(2)

(3) END

END

[]



8.2.3

(1)


(a) 1 1

(b) []

(2)

(3) END

END



(4)

(10.3.1)

8.2.4

(1)

(a)

PLC

[

1

[

1

-

(b)

[]

(c)

가

(2)

(3) 1

(a) 1

SM330 ON/OFF

가


(SM330=OFF)

(SM330=ON)

	SM330		
	OFF	*1	*2
	ON	*3	*4

* 1

0.5ms



*2

*3

END 가

0.5ms

0.5ms

*4

가

END

(b)

(4) END

END

END 가

8.2.5

(1)

(a)


가

(b)


(2)

(a)

1



(b)



(3)

PLOW Q CPU , PSTOP , POFF

PSCAN

8.2.6

(1)

(a)

, IRET

(b) PLC

(2)

(a)

PLC


(b)

(I28-I31)

(c)

MELSECNET/H

[]



(d) END

END

(3)

•

•

PLC

PLC

/

[]

CPU	(μs)	
Q02CPU	380	230
Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU	165	100

9.1

9.1.1

(1)

(a)

FOR -

NEXT

(b)

D10


• Y50 - Y5F..... D10 LED

• P0

• D11, 12 (32bit)





(c)

	A:WQPRO
	SCHOOL
	PRO2



(d) 가


가



가
[PRO2]



확인

가



“PRO2”가

(e)



가

- [< D10 K10000]
[ICON] "< D10 K10000" [확인]
- [INCR D10]
[ICON] "INC D10" [확인]
- [= D10 K10000]
[ICON] "= D10 K10000N" [확인]
- [RST D10]
[ICON] "RST D10" [확인]

(5.2.2)

가



FD(

)

(2)

(a)

LED

(b)


• D100.....

• Y60 - Y6FD100 LED

(c)

(1)

	A:WQPRO
	SCHOOL
	PRO3



(3)

(a)

PRO1, PRO2, PRO3

“SUB”

(b)

• P100.....


[PLC] - [PLC]

P100

(c)

(1)

	A:WQPRO
	SCHOOL
	INITIAL



(4)

(a)

PRO1, PRO2, PRO3


(b)

- P100
- C0, D10, D100..... (D11, 12)

(c)

(1)

	A:WQPRO
	SCHOOL
	SUB




(1)

PLC CPU가 RUN

4 가

- PSCAN
- PLOW
- POFF
- PSTOP



POFF (Y)
OFF



(2)

(a)


X1 ON PRO1
X2 ON PRO2
X3 ON PRO3
(EI
) X0 ON PRO1, PRO2,
PRO3

(b)

- X0 PRO1, PRO2, PRO3
- X1(ON) PRO1
(OFF) PRO1
- X2(ON) PRO2
(OFF) PRO2
- X3(ON) PRO3
(OFF) PRO3 가
- P0, 1
- P100

(c)

	A:WQPRO
	SCHOOL
	CONTROL



9.1.3

PLC CPU

(1)



(다음 페이지로)

“ ”

“PLC ”

가

“ ”

“INITIAL”



(이전 페이지에서)



	프로그램명	실행 타입	정주기 간격	단위
1	PRO3	스캔		
2	PRO2	스캔		
3	PRO1	스캔		
4	CONTROL	스캔		
5	SUB	스캔		
6	INITIAL	스캔		
7				



	프로그램명	실행 타입	정주기 간격	단위
1	PRO3	스캔		
2	PRO2	스캔		
3	PRO1	스캔		
4	CONTROL	스캔		
5	SUB	스캔		
6	INITIAL	초기		
7				



	프로그램명	실행 타입	정주기 간격	단위
1	PRO3	고정 스캔		ms
2	PRO2	저속		
3	PRO1	스캔		
4	CONTROL	스캔		
5	SUB	대기		
6	INITIAL	초기		
7				



	프로그램명	실행 타입	정주기 간격	단위
1	PRO3	고정 스캔	1	s
2	PRO2	저속		
3	PRO1	스캔		
4	CONTROL	스캔		
5	SUB	대기		
6	INITIAL	초기		
7				

2

“SUB”



3

“CONTROL”

4

“PRO1”

5

“PRO2”

6

“PRO3”



“INITIAL”

[]

“SUB”

[]

“PRO2”

[]

“PRO3”

[]

“PRO3”

“1”




“s”

(2) PLC

PLC

“PLC

No. “100”



(3) PLC RAS


PLC

“PLC RAS”

“2.0”



(1) - (3)



[

]- []

(4) PLC CPU

(PRO2, PRO3, INITIAL, SUB, CONTROL)

PLC CPU

.(5.4.1)

(PRO1 5 .)

9.2


9.2.1

“ ”

CPU RUN



[]-[]-[]



가

X1, X2, X3 ON/OFF

가

X0 ON

X1 : OFF PRO1

: ON PRO1

X2 : OFF PRO2가

: ON PRO2가

X3 : OFF PRO3

가

: ON PRO3

(1) []

PLC

“PLC RAS”

(a) “ ”

, ,

.

CPU WDT

(b) “ ”

, ,

.

END

(2) “ ”

.

(a) “ ”

.

(b) “END ”

END

.

(c) “ ”

.

(d) “ ”

.

(3) “ ”

PLC

“ ”

.

(a) “ ”

.

(b) “ ”

.

(c) “ ”

()

0.000ms

.

(d) “ ”

0

(

65536

0

).

10 Q CPU

10.1

Q CPU

	CPU
RUN	CPU가 RUN
	Q CPU
	ON/OFF,
	1
	1

GX Developer V
Q CPU
“ 4 ”
(“ ”
)


10.1.1

CPU

PLC

END
()

[]-[]-[]




[]-[]-[]

[]

(1)

< >

	A:WFUNCTION
	INDEXMOD
	MAIN



< >

-
-
-

CPU

“RUN” PLC

< >


X0 ON DOZ1=D0(Z1=0) Y70 ON
X1 ON DOZ1=D1(Z1=1) Y71 ON



(2)

< >

	A:FUNCTION
	BUFMEM
	MAIN




< >

PLC
CPU "RUN"
[]-[]-[] (16)
16
[]-[]-[]
" :U8WG11", " : & ", " :16
", " :10 " []
([], [])


< >

Q64AD READY X80 ON
11(AD) LED GX Developer
가 가



(3) ()
< >

	A:FUNCTION
	FLOATING
	MAIN



- < >
- PLC
 - CPU "RUN"
 - [] - [] - []
 - " :10 " 가 " :D10", " :16 "
 - " :D20", " :10 ", " : "
 - [] [] []

< >

가

10/3=3 1

10/3=3.33333 . . .

"GX Developer"

10.1.2



3가



(1) []-[]-[]



(2) [] 가

120ms

(9.2.1).



10.1.3

가

		x			
RUN	x		x	x	x
		x	x		
		x		x	
		x			x

: 가 (, 1 가)
x : 1 가

(1) RUN
1



[]-[] RUN [RUN] [RUN]




(a) [RUN] [PLC RUN]

(b) [RUN RUN] [RUN] [

1


[RUN] A가 P0 RUN B
P1 RUN



(2)

[]

[]-[PLC] 가 [] []



1k 15k
1 1k
15

[]

가

가

Q CPU

WDT	CPU ,
	Q CPU
	GX Developer CPU, I/O
	Q CPU / 가/
	CPU
LED/LED	CPU LED/LED CPU
LED	CPU
LED	가

V GX Developer
Q CPU “ 4” . (“ ” .)

10.2.1

Q CPU

(1) PLC PLC PLC RUN

PLC가

(2) Q CPU SD0
ERROR LED LED
가 SD0

(3) GX Developer []-[PLC 16]

(4) CPU 2

PLC (Y)

OFF
PLC

[PLC RAS] [/] PLC

I/O

OFF
([] .)
[] 가

I/O

(5) Q CPU 가
PLC [PLC RAS]
[/] []

(6) PLC
[PLC RAS]

I/O
(.)

END


I/O () (, ,) .

$$(1) \quad [\dots] - [\dots] = \dots$$


(2) PLC CPU  CPU

(3)

가 .





모뎀 상세 정보

모뎀
형명 O54AD 제품 정보 0205100000000000 - B
선풍 I/O No 00
장착 위치 기본 베이스 2슬롯

모뎀 정보

모뎀 액세스	허가	I/O 플러머/유지 설정	---
외부 공급 전원 상태	---	노미즈 필터 지정	---
퓨즈 단선 상태	---	입력 타입	---
I/O 머드레스 조회 상태	알지	리모트레스워드 설정 상태	---

에러 표시

No.	에러 코드

최신 에러 코드 에러 없음

에러 이력


표시 항목
☑ 16진
☑ 10진

에러 이력은 오경된 에러부터 표시됩니다.
최신의 에러는 제일 아래 행에 표시됩니다.

H/W 정보... SPLEET 시작 모니터 중지 닫기

(4)

PLC




CPU STOP

[]-[PLC]

.(5.3.1

(5))

CPU



[]-[]
가

CPU



“ Q06(H)”




“ 2200 MISSING.
CPU”

PARA”


CPU

(다음 페이지로)

(이전 페이지에서)



GX Developer ()
[Q CPU(Q)]



[“ 2000-2504”]

[“ 2200-2210”]

[“ 2200” MISSING PARA]



10.2.3

Q CPU 3
() .

CPU	CPU / .	CPU 1 ON .	ON STOP RUN
		ON	—
	/	[]-[] -[]	, , 가

* , / , .

	CPU .(RUN,
	STOP)
/	


10.2.4

Q CPU ,
() .
(, RAM,
ROM, (RAM), (ROM)) .
2 가 .
/ .
.(가)
가
[]-[]-[]
,

(1)

GX Developer []-[]-[,]
 GX Developer V

(“ ” . Q CPU “ 4” .)



(a)

(b)

(c)

(d)

CPU

가 “ * ” 가

(e) (ASCII 4)

(f)

/

()

가

(1)	가 , ,
(2) CPU	
(3)	[]-[]
]-[]


	OFF,
STOP RUN	CPU STOP RUN Y (STOP /)
	CPU
	PC Q CPU
RUN/STOP	CPU
STEP - RUN	CPU
PAUSE	CPU
RESET	CPU
	CPU
CPU	CPU RUN/STOP
	(CPU , ,)
Q CPU	() 6.2.3
Q CPU	Q CPU 1ms, 5ms, 10ms, 20ms, 70ms .(:10 ms) 7.7

GX Devel -

oper V
(" ") . Q CPU " 4" .)

10.3.1

(1) Q CPU /



(Q CPU(Q) ())

	GX Developer	PLC
	[PLC RAS]	
(WDT) > () > (CPU)		

10.3.2

(1)

(2) 가
(a) 가 가

-
-
-
-
-
-
-
-
-




(b) GX Developer [PLC RAS] PLC
가
가
Q CPU(Q) ()

10.3.3

Q CPU		가				
	RUN	STEP-RUN	STOP	PAUSE	RESET	
RUN	RUN	STEP-RUN	STOP	PAUSE	가	가
STOP	STOP	STOP	STOP	STOP	RESET	

- (1) RUN/STOP
RUN/STOP
RUN/STOP
가
RUN/STOP
RUN
가
- (a) GX Developer
GX Developer
STOP
RUN/STOP
RUN
가

[]-[]



(다음 페이지로)

가 ,
“STOP”
□

가 □

(이전 페이지에서)




STOP

확인

 CPU가 STOP



RUN
 “ RUN”



가




RUN

확인

 CPU가 RUN




(b) RUN
 RUN (X)
 STOP, OFF RUN 가 ON



[PLC]



가 “ PLC




RUN PAUSE X7 RUN “ 7” RUN-



(다음 페이지로)

(이전 페이지에서)



CPU RUN/STOP
“ STOP”

“ PLC/ ” CPU
(5.4.1)

CPU “ RUN”
X7 ON/OFF CPU

(2) STEP-RUN, PAUSE, RESET,
RUN/STOP

10.3.4

Q CPU , ()
CPU


(1)

SM551		OFF ON SD550 SD551-SD552 ON : OFF :

(2)

SD550			I/O
SD551		(1ms)	SM551 ON SD550 (1ms) 0-65535
SD552		(100μs)	SM551 ON SD550 (1ms) 0-999 () 123.4ms SD551=123, SD552=400

()
X/Y 160



	I/O

10.4

Q CPU

CPU

Q CPU

PLC	CPU
/	No. P, I

GX Developer V

.(“ ” . Q CPU “ 4” .)

(1) PLC

PLC

CPU

GX Developer

Q CPU

CPU

PLC

“ PLC ”

“ PLC ”

PLC 설정 | PLC 시스템 | PLC 환경 | PLC 하드 | 디바이스 | 프로그램 | 부속 파일 | I/O | I/O 할당

리플 :

코멘트 :

	CPU	5 (10)	
	CPU	32 (64)	

(2)

[] - [PLC], [PLC], [PLC],
[PLC]

대상 메모리 제목 만들기

대상 메모리 : 프로그램 메모리/디바이스 메모리

제목 :

OK 취소

(3)

32 (16)

The dialog box is titled '프로젝트 새로 만들기' (Project New). It contains the following fields and options:

- PLC 시리즈** (PLC Series): A dropdown menu showing 'QCPU0mode'.
- PLC 유형** (PLC Type): A dropdown menu showing 'Q06H'.
- 프로그램 종류** (Program Type): Radio buttons for '라더' (Ladder), 'SFC', and 'ST'. There is also a checkbox for 'MELSEC-L'.
- 라벨 설정** (Label Setting): Radio buttons for '라벨을 사용하지 않음' (Do not use labels) and '라벨을 사용함' (Use labels). A note below says '(ST 프로그램, FB, 구조체를 사용하는 경우에 선택한다)' (Select when using ST programs, FB, or structures).
- 프로그램명과 동일한 이름의 디바이스 메모리를 작성한다** (Create device memory with the same name as the program name): A checkbox that is currently unchecked.
- 프로젝트 이름 설정** (Project Name Setting): A section with a checkbox '프로젝트 이름 설정' (Project Name Setting) which is checked.
- 드라이브/경로** (Drive/Path): A text field containing 'C:\MELSEC\WGPP\W'.
- 프로젝트 이름** (Project Name): A text field containing 'SCH001'.
- 제목** (Title): An empty text field.

Buttons for '확인' (OK) and '취소' (Cancel) are located at the top right. A '참조...' (Reference...) button is next to the project name field.

(4)

(,)


32 (16)

The dialog box is titled '데이터명 변경' (Data Name Change). It contains the following fields and options:

- 데이터형** (Data Type): A dropdown menu showing '프로그램' (Program).
- 변경전 데이터명** (Data Name Before Change): A dropdown menu showing 'PRO1'.
- 변경후 데이터명** (Data Name After Change): A dropdown menu showing 'PRO1'.
- 제목** (Title): An empty text field.

Buttons for '확인' (OK) and '취소' (Cancel) are located at the top right.

(5)



(a)


“ COMMENT ”

32 (16)




: X, Y, M, L, F, SM, B, SB, V, T(),
C(), ST(), D, SD, W, SW, R,
ZR, P, I,
U ~~WG~~, J ~~WX~~, J ~~WY~~, J ~~WB~~, J ~~WSB~~,
J ~~WW~~, J ~~WSW~~, BL ~~WS~~, BL ~~WTR~~
(P,I ,
P, I 가

(6))




(b) (LEDC, PRC) CPU

PLC “ PLC ”




가

가 QCDSET
(QCDSET Q CPU(Q)/QnACPU (



(6) /
/ P, I



(a) /

래더 스테이트먼트 입력

☒ PLC
☐ 주변

초기설정

(b)

-
-
-

1

(7)

다이아스 초기값 범위 설정

점수	선도	최종	규칙
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			

설치된 설정된 다이아스 범위 및 다이아스 데이터가 초기값으로 CPU에 쓰여집니다.
다이아스 초기값 범위 설정을 완료한 경우에는 반드시 「다이아스 메모리 유휴」를 조작하십시오.

설정 방법
☒ 선두/최종
☐ 범위/선두

다이아스 메모리 유휴
 유휴 범위 지정
 다이아스 메모리

Q CPU / Q CPU AnS
 /
 CPU ()가 . Q

11.1

Q CPU
 .
 .
 . FROM/TO
 .
 .

11.1.1

(1) , GX Developer
 , 가
 ,
 .
 , 가

(2) A/D Q64AD ,
 .
 (a) Q64AD
 . A/D 가/
 . /
 . /
 . /
 Q64AD .

【 】

Initial setting

Module information
 Module model name: Q64AD
 Module type: A/D Conversion Module
 Slot I/O No.: 000

Setting item	Setting value
CH0 A/D conversion enable/disable setting	Enable
CH0 Sampling process/averaging process setting	Sampling
CH0 Time/Number of times specifying	Number of times
CH0 Average time/Average number of times setting (Setting target: Time: 2 to 65535 ms Number of times: 4 to 65535 times)	900
CH2 A/D conversion enable/disable setting	Enable
CH2 Sampling process/averaging process setting	Sampling
CH2 Time/Number of times specifying	Number of times

Decimal input:
 Setting range: 4 ~ 65535

Buttons: Make test file, End setup, Cancel

(b)

Q CPU

- Q64AD
- Q64AD /
- Q64AD

【 】

Auto refresh setting

Module information
 Module model name: Q64AD
 Module type: A/D Conversion Module
 Slot I/O No.: 000

Setting item	Module side Buffer size	Module side Transfer unit count	Transfer direction	P.C. side Device
CH0 Digital output value	1	1	→	
CH2 Digital output value	1	1	→	
CH0 Digital output value	1	1	→	
CH2 Digital output value	1	1	→	
CH0 Maximum value	1	1	→	
CH0 Minimum value	1	1	→	
CH2 Maximum value	1	1	→	
CH2 Minimum value	1	1	→	
CH0 Maximum value	1	1	→	

Buttons: Make test file, End setup, Cancel

Q CPU

11.1.2

(1)

Q CPU ON, STOP RUN
Q CPU

(2)

GX Developer (U WG)

1)	12.4
2)	3.2

11.1.3 FROM/TO

(1) FROM/TO
FROM/TO
TO

11.1.4

(1) (U WG)
Q CPU


가 가

(2) FROM/TO

Q CPU
가 1

가


FROM	



		ON	Q CPU	STOP RUN		END
					-	-
		-	-	-	-	
					-	-
FROM/TO		-	-	-		-
		-	-	-		-
		-	-	-		-


FROM/TO

		Q CPU	
		(,)	
		-	
			-
			-
FROM/TO			-
			-
			-




11.2.1

/ GX Developer



(a) GX Developer




(b)

GX Developer
[] []/[]/[]
]
.[]-[]
]/[]
GX Developer
[] [PLC]/[PLC] []
]
.
[]-[PLC]/[PLC]

(a)



(1)




(2)

<A/D >		Q64AD CH1	
A/D	가	LED	.
(a)			
· A/D	가	CH1
(b)	가		
· A/D		X0
· A/D	CH1	D10, Y50~Y5F
· A/D		D20, Y60~Y6F
<D/A >		Q62DA CH1	
Q64AD			
A/D	가	LED	.
(a)			
· D/A	가	CH1
(b)	가		
· D/A		X1
·	가	X8
· D/A	CH1	D30
· D/A		D40, Y70~Y7F

(3)


<A/D >

	A: W INTELLI
	UTILITY
	AD



<D/A >

	A: W INTELLI
	UTILITY
	DA



(4)

PLC

[]



11.2.3

Q
I/O

GX Developer

1 - 5가

16

1 - 5

0

(1)

Q64AD

1	<div><div><div><div></div></div><div><div></div></div><div><div></div></div><div><div></div></div></div><div>CH4 CH3 CH2 CH1</div><div>H</div></div>	<table><tr><td></td><td></td></tr><tr><td>4~20mA</td><td>0_H</td></tr><tr><td>0~20mA</td><td>1_H</td></tr><tr><td>1~5V</td><td>2_H</td></tr><tr><td>0~5V</td><td>3_H</td></tr><tr><td>-10~10V</td><td>4_H</td></tr><tr><td>0~10V</td><td>5_H</td></tr><tr><td></td><td>F_H</td></tr></table>			4~20mA	0 _H	0~20mA	1 _H	1~5V	2 _H	0~5V	3 _H	-10~10V	4 _H	0~10V	5 _H		F _H
4~20mA	0 _H																	
0~20mA	1 _H																	
1~5V	2 _H																	
0~5V	3 _H																	
-10~10V	4 _H																	
0~10V	5 _H																	
	F _H																	
2	<div>(Q64AD)</div> <div><div><div><div></div></div><div><div></div></div><div><div></div></div><div><div></div></div></div><div>CH8 CH7 CH6 CH5</div><div>H</div></div>																	
3																		
4	<div><div><div><div></div></div><div><div></div></div></div><div>H</div><div><div></div></div><div>(0_H : 온도 드리프트(drift) 보정 있음 0_H에외 : 온도 드리프트(drift) 보정 없음)</div></div>																	
5	0 :																	

Q62DA

1															
<div><div><div><div><div></div></div><div></div><div></div><div></div></div><div>CH4CH3CH2CH1</div></div><div>(Q62DA)</div></div>	<table><tr><td></td><td></td></tr><tr><td>4~20mA</td><td>0_H</td></tr><tr><td>0~20mA</td><td>1_H</td></tr><tr><td>1~5V</td><td>2_H</td></tr><tr><td>0~5V</td><td>3_H</td></tr><tr><td>-10~10V</td><td>4_H</td></tr><tr><td></td><td>F_H</td></tr></table>			4~20mA	0 _H	0~20mA	1 _H	1~5V	2 _H	0~5V	3 _H	-10~10V	4 _H		F _H
4~20mA	0 _H														
0~20mA	1 _H														
1~5V	2 _H														
0~5V	3 _H														
-10~10V	4 _H														
	F _H														
2															
5 ~ 8															
<div><div><div><div><div></div></div><div></div><div></div><div></div></div><div>CH4CH3CH2CH1</div></div><div>(Q62DA)</div></div>	<div>HOLD/CLEAR</div> <div>0_H : CLEAR</div> <div>0_H : HOLD</div>														
3															
<div><div><div><div><div></div></div><div></div></div><div></div></div><div></div></div> <div>0_H : 일반 모드(비동기)</div> <div>0_H에외 : 동기 출력 모드</div>															
4															
0 :															

(2)



(다음 페이지로)

PLC [I/O]

Q64AD “2(* - 2)”

I/O : []()

: “Q64AD”

: “16 ” (A

)

XY : “80” (16)



[I/O]/[I/O

] 가

Q64AD

“0”

1	5		CH1 : 1-10V
2	()		
3	(↓)		
4	()		
5	()	0 :	



(이전 페이지에서)



Q62DA "3(* - 3)"
I/O : [()]
: "Q62DA"
: "16" (A
XY : "90" (16)

[I/O]/[I/O] 가

Q62DA


"0"

1	3		CH1 : 1-5V
2	()		
3	()	HOLD/CLEAR	
4	()	/	
5	(↓)	0 :	

Qn(H)

11.2.4

(1)A/D (Q64AD)



(다음 페이지로)

GX Developer []-[]-[Start]


가

A/D
I/O : “80”
: “A/D”
: “Q64AD”
Initial setting


[CH2-CH4 A/D
가/] [Enable]
(CH1)
End setup

Auto refresh

(이전 페이지에서)



[CH.1 Digital output value] CPU
"D10"



[Error code] CPU
"D20"
End setup

(2) D/A (Q62DA)



D/A
: "90"
: "D/A Conversion Module"
: "Q62DA"
Initial setting




"CH.1 D/A conversion enable/disable setting" "Enable"
.(CH1)
End setup



Auto refresh

(다음 페이지로)

(이전 페이지에서)




[CH.1 Digital value] CPU “D30”

[Error code] CPU “D40”

End setup




가 “Available”




[File] - [Save file]

Exit

(3) PLC



GX Developer []-[PLC
]



[]




Q CPU

Q CPU


가

11.2.5



(2) /
CPU 8.2.2 [PLC]
A/D

(a) GX Developer



GX Developer []-[]



2 “Q64AD”
[]
 (“Q64AD” .)



(다음 페이지로)

(이전 페이지에서)



(b)



(다음 페이지로)

(Q64AD)
가 .

H/W

LED 가 .

No.	LED	
1	RUN LED	0000:
2	ERROR LED	0001:

GX Developer []-[
]-[Start]


[Online] - [Monitor/test]

가

X	Y
---	---

가

(이전 페이지에서)



Maximum value/minimum value reset
request

[Release]

Execute test

가 가

11.3

Q CPU AnS

.

.

.

FROM/TO

Q

가

.


11.3.1


(1)

Q CPU FROM/TO AnS .
FROM/TO / 가
Q CPU FROM/TO 가
가

(2)

Q CPU SM415(2nms),
SD415(2nms)
SD415 “30” SM415 FROM/TO
120ms FROM/TO
SM415 SD415

SM415	2nms		* SD415 ms ON/OFF
SD415	2nms	2nms	* 2nms n (30ms) * 1-32767 가



12 Q CPU 12.1

ACPU 가 . 가
Q CPU .

		29k	X : 8k () Y : 8k () M : 8k L : 8k B : 8k F : 2k SB : 2k () V : 2k S : 8k () T : 2k ST : 0k C : 1k D : 12k W : 8k SW : 2K ()
1 ()	가	1	
2 ()		1	

12

(1) M 10k , D 1k (D0-D500 : , D501-D1023 :)



(다음 페이지로)

“PLC”

(이전 페이지에서)



	기호	점수	최대 스코어	현재 점수	현재 점수 비율
입학 필과목	X	16	8K		
출석 필과목	Y	16	8K		
내보 필과목	M	10	8K		
영어 필과목	L	10	8K		
필수 과목	R	16	8K		
대안 스코어	F	10	2K		
필수 과목	S	16	2K		



	기호	점수	최대 스코어	현재 점수	현재 점수 비율
입학 필과목	X	16	8K		
출석 필과목	Y	16	8K		
내보 필과목	M	10	10K		
영어 필과목	L	10	8K		
필수 과목	R	16	8K		
대안 스코어	F	10	2K		
필수 과목	S	16	2K		



	기호	점수	최대 스코어	현재 점수	현재 점수 비율
수업 필과목	S	10	8K		
영어 필과목	T	10	2K		
학점 필과목	ST	10	8K		
과목	C	10	1K		
대안 스코어	D	10	1K		
필수 과목	W	16	8K		
필수 과목	S	16	2K		



	기호	점수	최대 스코어	현재 점수	현재 점수 비율
수업 필과목	S	10	8K		
영어 필과목	T	10	2K		
학점 필과목	ST	10	8K		
과목	C	10	1K		
대안 스코어	D	10	1K		
필수 과목	W	16	8K		
필수 과목	S	16	2K		



	기호	점수	최대 스코어	현재 점수	현재 점수 비율
수업 필과목	S	10	2K		
영어 필과목	T	10	8K		
학점 필과목	C	10	1K		
대안 스코어	D	10	1K		
필수 과목	W	16	8K		
필수 과목	S	16	2K		



(다음 페이지로)

$Q_n(H)$

가

“ ”

.

(M)

“10k”

, Enter

(D)

“1k”

, Enter



[(1)

가

“0”

Enter

(이전 페이지에서)

[illegible][illegible][illegible]

(다음 페이지로)

“500”

Enter

[(2)]

“501”

Enter

“1023”

Enter


$$Q_n(H)$$

가

[]



(이전 페이지에서)




16



12.2

Q CPU

(Local Variable)



Q CPU	QnACPU CPU	RAM	(RAM) 가 [PLC
]	[]	[




_____(V), _____(T, ST), _____(C), _____(M), _____
_____ (D)가

() D100 - D200

D100 - D200

가




(1)


D100

3


	A:WQLIKE
	LOCALDEV
	COUNT - 1



	A:WQLIKE
	LOCALDEV
	COUNT - 2



	A:WQLIKE
	LOCALDEV
	COUNT - 3



(2)

[PLC] []

	프로그램명	실행 타입	절주거 금액	단위
1	COUNT1	스캔		
2	COUNT2	스캔		
3	COUNT3	스캔		
4				
5				
6				
7				

12.2.1

D100 - D200



(다음 페이지로)



(다음 페이지로)

“100”


,

가

“200”

.

12.2.2



[PLC]

“ ”

“ ”



“ RAM”

.((RAM) 가

.)

“LOCAL”



12.2.3

(1) CPU

3 CPU

(2)

< :COUNT - 1>
X4=ON D100 0.1S
(SM410) 가 . D100 BCD
LED (K4Y40) .

< :COUNT - 2>
X5=ON 0.1S (SM412) 가
D100 BCD LED (K4Y50) .

< :COUNT - 3>
X6=ON 2.0S (SM413) 가
D100 BCD LED (K4Y60) .


3 LED K4Y40, K4Y50,
K4Y60
D100

GX Developer []-[]
[] []




(3)

“12.1 ”

12.3



(RAM)



“PLC” “PLC”

“ ” “ ”
: “ (RAM)”
: “FILERE” ()
: “2” ()



(2) Q CPU

(a) GX Developer “PLC” “PLC” “Q CPU”

[] 가
(b) Q CPU [PLC
Q CPU
ZR0 1k (1024)




(3)

(a) Q CPU /


(b) (SD647) 가
SD647 1k (1k .)

(c) SD647 가

< 1>




< 2>
QDRSET



* :

SD647

< 3>




* : RSET
1k

) > (32k X (No.) + 1k)



(4)

(RAM)



CPU


GX Developer []-[PLC
]
(RAM)”



12.3.2

(1)

	A:\QLIKE
	FILEREG
	MAIN



(2)

“PLC ” “ ”

프로그램명	실행타입	프로그램 길이	단위
1 MAIN	스텝		
2			
3			
4			
5			
6			
7			
8			

(3) PLC

(MAIN) CPU

PLC	“ ”

(4)

CPU RUN

- X0, X1, X2 ON R
- X7 ON R

[]-[] R2048


No.가

가

X0, X1, X2 ON CPU

STOP RUN

, R,



[]

[]

Q CPU
가

RAM,


[]

가
가

가		가		가		가		가	
X	x	T()	x	FD	x	SZ	x	U \ G	
Y	x	T()	x	B	x	S	x	J \ X	x
M	x	T()		SB	x	TR	x	J \ Y	x
L	x	C()	x	W		BU	x	J \ B	x
F	x	C()	x	SW		U	x	J \ SB	x
SM	x	C()		G	x	J	x	J \ W	
FX	x	ST()	x	R		ZR		J \ SW	
FY	x	ST()	x	P	x			BL \ G	x
V	x	ST()		I	x			BL \ G	x
DX	x	D		N	x				
DY	x	SD		Z	x				

(1)

	A:\QLIKE
	DEVINT
	MAIN



(2) “PLC ” “ ”

	프로그램명	실행 방법	실행 주기	단위
1	MAIN	스텝		
2				
3				
4				
5				
6				
7				
8				

12.4.1

(1)

D0 “1234”



“

”

[

]

가

확인

“MAIN”

가



D0 “1234”

Enter

D0


(2)

D0-D9




(다음 페이지로)


(이전 페이지에서)



가





확인



확인

12.4.2



[PLC

] [PLC]

“PLC

”

가

“PLC

”

“

”

“

”

“



”



12.4.3

(1) CPU

CPU



(2)

CPU RUN/STOP STOP RUN CPU
ON LED(K4Y40) D0
“1234”가



12.5

GX Developer ()
() ()


12.2 COUNT - 1
COUNT - 2 COUNT - 3

12.5.1


(1)

(12.2 COUNT - 1
FD() .)

	A:\QLIKE
	MACRO
	MAC1



(2)



(다음 페이지로)

0 19
(END
.)
[]-[]-[]

(이전 페이지에서)



변수명	값
VD0	4
VD1	D100
VD2	K9999
VD3	K10000
VD4	K4Y40



변수명	값
VD0	4
VD1	D100
VD2	K9999
VD3	K10000
VD4	K4Y40



변수명	값
VD0	4
VD1	D100
VD2	K9999
VD3	K10000
VD4	K4Y40



변수명	값
VD0	4
VD1	D100
VD2	K9999
VD3	K10000
VD4	K4Y40



변수명	값
VD0	4
VD1	D100
VD2	K9999
VD3	K10000
VD4	K4Y40



변수명	값
VD0	4
VD1	D100
VD2	K9999
VD3	K10000
VD4	K4Y40

VD0



“X4”

“START”

VD1 : SM410 CLOCK
VD2 : D100 COUNT
VD3 : K9999 CONST1
VD4 : K10000 CONST2
VD5 : K4Y40 LEDOUT

/

“A:\QLIKE\MACRO”,
“COUNTMAC”







가



12.5.2

MAC1(12.2 COUNT - 1)
 MAC2(12.2 COUNT - 2)



(다음 페이지로)

“ ”

“MAC2”

가

[]-[]-[]

/
 “A: \QLIKE \ MACRO”,
 “COUNTMAC”




VD0 “X5”

VD1: SM412
 VD2: D101(
)
 VD3: K999
 VD4: K1000
 VD5: K4Y50


“0”,
 ()

“PLC ”

(이전 페이지에서)



()



Shift + F2

()

[] - []

"M.

COUNTMAC X5 SM412 D101..."


MAC1(COUNT - 1)
MAC2(COUNT - 2)가

MAC3(COUNT - 3)

< >
VD0 : X5
VD1 : SM413
VD2 : D102()
VD3 : K499
VD4 : K500
VD5 : K4Y60

12.6

(boot) ON STOP RUN “PLC
 ROM



“PLC ” “ ”

가

(1)

(2)

가


(3) ROM

ROM

ROM,




Q CPU



(1)

[: A:\QLIKE]



(2)

“PLC ” “ ”

프로그램명	실행 방법	실행 주기	단위
1. PRO1	자동	100ms	1회
2. PRO2	자동	100ms	1회
3. PRO3	자동	100ms	1회
4.			
5.			
6.			

12.6.1


(1) CPU

SW2, SW3 ON ROM
(4 .)

Q CPU		
SW2	SW3	
OFF	OFF	(0)
ON	OFF	SRAM (1)
OFF	ON	Flash /ATA (2)
ON	ON	ROM(4)

CPU


*



(2)

	PARAM			
	PRO1	1	Y70	SET
	PRO2	X2가 ON	Y71	
	PRO3	X23 ON	Y72	

“PLC” “ ”



“PLC

”


Qn(H)

가

“ ”



“ ”




“ ROM”

가

(다음 페이지로)

(이전 페이지에서)



(12.6.1 (3))

(3)

ACPU

RAM

Q CPU

0()



“ ” “ ”

12.6.2

(1) CPU

(PRO1, PRO2, PRO3) ROM
 *: GX Developer []-[PLC (ROM)]-[PLC (ROM)] ROM

(2)

- RUN/STOP 가 RUN ON()
- CPU STOP RUN PLC

(3)

- CPU LED가
- LED (Y70)가 SET
- X2 ON LED (Y71)가
- X3 ON LED (Y72)가

[]-[PLC]	
가	
•	
•	
•	(: PRO “O()” “0()”

(4)


-
- RUN 2-3
- () OFF

12.7 I/O

Q CPU

GX Developer


(1ms, 5ms, 10ms, 20ms, 70ms)
10ms



“PLC” “I/O”

PLC

PLC




I/O

20ms

(다음 페이지로)

(이전 페이지에서)



CPU

1

SFC Q CPU(Q)/QnACPU
(SFC) SH-080023 .

1.1

(1)

	LD		• (a)		*1	*3
	LDI		• (b)			
	AND		• (a)			
	ANI		• (b)			
	OR		• (a)			
	ORI		• (b)			
	LDP		•		*2	*3
	LDF		•			
	ANDP		•			
	ANDF		•			
	ORP		•			
	ORF		•			



1)*1:

， (R0-R32767)	1
(DX)	2
	3

2)*2:

CPU

	Q CPU	QnACPU
， (R0-R32767)	1	1
(DX)	2	2
	3	3

3)*3:

Q CPU

(2)

	ANB		• AND(1	
	ORB		• OR(
	MPS		•		1	
	MRD		• MPS			
	MPP		• MPS			
	INV		•		1	
	MEP		•		1	
	MEF		•			
	EGP		• (Vn)		1	
	EGF		• (Vn)			

(3)

	OUT		•		*1	
	SET		•		*1	
	RST		•		*1	
	PLS		• off on 1 () 가		2	
	PLF		• on off 1 () 가			
	FF		•		2	
	DELTA		•		2	
	DELTAP				2	



1)*1:

2)*2: (F)



(4) shift

shift	SET		• 1		2	
	SFTP					

(5)

	MC		•		2	
	MCR		•		1	

(6)

	FEND		•		1	
	END		•			

(7)

	STOP		• •RUN/STOP() RUN		1	
	NOP		• ()		1	
	NOPLF		• ()			
	PAGE		• (n 0 .)			

1.2

(1)

16	LD=		<ul style="list-style-type: none"> • (S1) = (S2) • (S1) (S2) 		3	
	AND=					
	OR=					
	LD<>		<ul style="list-style-type: none"> • (S1) (S2) • (S1) = (S2) 		3	
	AND<>					
	OR<>					
	LD>		<ul style="list-style-type: none"> • (S1) > (S2) • (S1) (S2) 		3	
	AND>					
	OR>					
	LD<=		<ul style="list-style-type: none"> • (S1) (S2) • (S1) > (S2) 		3	
	AND<=					
	OR<=					
	LD<		<ul style="list-style-type: none"> • (S1) < (S2) • (S1) (S2) 		3	
	AND<					
	OR<					
	LD>=		<ul style="list-style-type: none"> • (S1) (S2) • (S1) < (S2) 		3	
	AND>=					
	OR>=					

32	LDD=		• (S1+1, S1) = (S2+1, S2)		*1	
	ANDD=		• (S1+1, S1) (S2+1, S2)			
	ORD=		• (S1+1, S1) (S2+1, S2)			
	LDD>		• (S1+1, S1) (S2+1, S2)		*1	
	ANDD>		• (S1+1, S1) = (S2+1, S2)			
	ORD<>		• (S1+1, S1) > (S2+1, S2)			
	LDD<>		• (S1+1, S1) (S2+1, S2)		*1	
	ANDO<>		• (S1+1, S1) > (S2+1, S2)			
	ORD>		• (S1+1, S1) (S2+1, S2)			
	LDD<=		• (S1+1, S1) (S2+1, S2)		*1	
	ANDD<=		• (S1+1, S1) > (S2+1, S2)			
	ORD<=		• (S1+1, S1) < (S2+1, S2)			
	LDD<		• (S1+1, S1) < (S2+1, S2)		*1	
	ANDD<		• (S1+1, S1) (S2+1, S2)			
	ORD<		• (S1+1, S1) < (S2+1, S2)			
	LDD>=		• (S1+1, S1) (S2+1, S2)		*1	
	ANDD>=		• (S1+1, S1) < (S2+1, S2)			
	ORD>=		• (S1+1, S1) < (S2+1, S2)			



*1:

CPU

		Q CPU	QnACPU
*	:	(ZR
*	:	No.가 16	,
	K8,	5	3
*	:	3	

Q CPU

가

	LDE=		• (S1+1, S1) = (S2+1, S2)		3	
	ANDE=		• (S1+1, S1) (S2+1, S2)			
	ORE=					
	LDE<>		• (S1+1, S1) (S2+1, S2)		3	
	ANDE<>		• (S1+1, S1) = (S2+1, S2)			
	ORE<>					
	LDE>		• (S1+1, S1) > (S2+1, S2)		3	
	ANDE>		• (S1+1, S1) (S2+1, S2)			
	ORE>					
	LDE<=		• (S1+1, S1) (S2+1, S2)		3	
	ANDE<=		• (S1+1, S1) > (S2+1, S2)			
	ORE<=					
	LDE<		• (S1+1, S1) < (S2+1, S2)		3	
	ANDE<		• (S1+1, S1) (S2+1, S2)			
	ORE<					
	LDE>=		• (S1+1, S1) (S2+1, S2)		3	
	ANDE>=		• (S1+1, S1) < (S2+1, S2)			
	ORE>=					

	LD\$=		• S1 S2 1 .*		3	
	AND\$=		• (S1) = (S2)			
	OR\$=		• (S1) (S2)			
	LD\$<>		• S1 S2 1 .*		3	
	AND\$<>		• (S1) (S2)			
	OR\$<>		• (S1) = (S2)			
	LD\$>		• S1 S2 1 .*		3	
	AND\$>		• (S1) > (S2)			
	OR\$>		• (S1) (S2)			
	LD\$<=		• S1 S2 1 .*		3	
	AND\$<=		• (S1) (S2)			
	OR\$<=		• (S1) > (S2)			
	LD\$<		• S1 S2 1 .*		3	
	AND\$<		• (S1) < (S2)			
	OR\$<		• (S1) (S2)			
	LD\$>=		• S1 S2 1 .*		3	
	AND\$>=		• (S1) (S2)			
	OR\$>=		• (S1) < (S2)			



















































1)*:

- :
 - :
 - :
- 가
가
가

	BKCMP=		<div><div>• (S1) n</div><div>(S2) n</div><div>(D) n</div></div> <div>1</div>		5	
	BKCMP<>					
	BKCMP>					
	BKCMP<=					
	BKCMP<					
	BKCMP>=					
	BKCMP=P					
	BKCMP<>P					
	BKCMP>P					
	BKCMP<=P					
	BKCMP<P					
	BKCMP>=P					

(2)

BIN 16 가	+		$\bullet (D)+(S) \quad (D)$		3	
	+P					
	+		$\bullet (S1)+(S2) \quad (D)$		4	
	+P					
	-		$\bullet (D)-(S) \quad (D)$		3	
	-P					
	-		$\bullet (S1)-(S2) \quad (D)$		4	
	-P					
BIN 16	D+		$\bullet (D+1,D)+(S+1,S)$ $(D+1,D)$		*1	
	D+P					
	D+		$\bullet (S1+1,S1)+(S2+1,S2)$ $(D+1,D)$		*2	
	D+P					
	D-		$\bullet (D+1,D)-(S+1,S)$ $(D+1,D)$		*1	
	D-P					
	D-		$\bullet (S1+1,S1)-(S2+1,S2)$ $(D+1,D)$		*2	
	D-P					
BIN 16	*		$\bullet (S1)*(S2)$ $(D+1,D)$		*3	
	*P					
	/		$\bullet (S1)/(S2) \quad (D), \quad (D+1)$		4	
	/P					
	D*		$\bullet (S1+1,S1)*(S2+1,S2)$ $(D+3,D+2,D+1,D)$		4	
	D*P					
	D/		$\bullet (S1+1,S1)*(S2+1,S2)$ $(D+1, D),$ $(D+3, D+2)$		4	
	D/P					

1)*1: CPU .

		Q CPU	QnACPU
•	: (ZR)	5	3
•	: No.7 16 , K8,		
•	:		
		3	

2)*2: CPU .

















		Q CPU		
		QnACPU		
•	:	(ZR)	6	4
•	:	No.가 16 , K8,		
•	:			
		4		

3)*3: CPU .

		Q CPU	QnACPU
•	: (ZR)	3	4
•	: No.가 16 , K8,		
•	:		
		4	

BCD 4 가	B+		• (D)+(S)→(D)		3	
	B+P					
	B+		• (S1)+(S2)→(D)		4	
	B+P					
	B-		• (D)-(S)→(D)		3	
	B-P					
	B-		• (S1)-(S2)→(D)		4	
	B-P					
BCD 8 가	DB+		• (D+1,D)+(S+1,S)→(D+1,D)		3	
	DB+P					
	DB+		• (S1+1,S1)+(S2+1,S2)→(D+1,D)		4	
	DB+P					
	DB-		• (D+1,D)-(S+1,S)→(D+1,D)		3	
	DB-P					
	DB-		• (S1+1,S1)-(S2+1,S2)→(D+1,D)		4	
	DB-P					
BCD 4	B*		• (S1)*(S2)→(D+1,D)		4	
	B*P					
	B/		• (S1)/(S2) (D), (D+1)		4	
	B/P					
BCD 8	DB*		• (S1+1,S1)*(S2+1,S2) →(D+3, D+2, D+1, D)		4	
	DB*P					
	DB/		• (S1+1, S1)/(S2+1, S2) (D+1, D), (D+3, D+2)		*1	
	DB/P					

가	E+		• (D+1, D)+(S+1, S)→(D+1, D)		3	
	E+P					
	E+		• (S1+1, S1)+(S2+1, S2)→(D+1, D)		4	
	E+P					
	E-		• (D+1, D)+(S+1, S)→(D+1, D)		3	
	E-P					
	E-		• (S1+1, S1)-(S2+1, S2)→(D+1, D)		4	
	E-P					
	E*		• (S1+1, S1)*(S2+1, S2)→(D+1, D)		3	
	E*P					
	E/		• (S1+1, S1)/(S2+1, S2) (D+1, D)		4	
	E/P					
	\$+		• (D) (S) (D)		3	
	\$+P					
	\$+		• (S1) (S2) (D)		4	
	\$+P					
BIN 가	BK+		• (S1) n (S2) n 가		5	
	BK+P					
	BK-		• (S1) n (S2) n		5	
	BK-P					

BIN 가	INC		• (D)+1 (D)		2	
	INCP					
	DINC		• (D+1, D)+1 (D+1, D)		*1	
	DINCP					
	DEC		• (D)-1 (D)		2	
	DECP					
	DDEC		• (D+1, D)-1 (D+1, D)		*1	
	DDECP					



*1: CPU .

		CPU	
		Q CPU	QnACPU
• : (ZR	No.가 16 , K8,	3	2
• :)			
• :		2	

(3)

BCD	BCD		$\cdot (S) \xrightarrow{\text{BCD 변환}} (D)$ $\xleftarrow{\text{BIN (0~9999)}}$		3	
	BCDP					
	DBCD		$\cdot (S+1, S) \xrightarrow{\text{BCD 변환}} (D+1, D)$ $\xleftarrow{\text{BIN (0~99999999)}}$		3	
	DBCDP					
BIN	BIN		$\cdot (S) \xrightarrow{\text{BIN 변환}} (D)$ $\xleftarrow{\text{BCD (0~9999)}}$		3	
	BINP					
	DBIN		$\cdot (S+1, S) \xrightarrow{\text{BIN 변환}} (D+1, D)$ $\xleftarrow{\text{BCD (0~99999999)}}$		3	
	DBINP					
BIN	FLT		$\cdot (S) \xrightarrow{\text{부동소수점모형 변환}} (D+1, D)$ $\xleftarrow{\text{BIN (-32768~32767)}}$		3	
	FLTP					
	DFLT		$\cdot (S) \xrightarrow{\text{부동소수점모형 변환}} (D+1, D)$ $\xleftarrow{\text{(-2147483648~2147483647)}}$		3	
	DFLTP					
BIN	INT		$\cdot (S+1, S) \xrightarrow{\text{16비트로 변환}} (D)$ $\xleftarrow{\text{실수 (-32768~32767)}}$		3	
	INTP					
	DINT		$\cdot (S+1, S) \xrightarrow{\text{16비트로 변환}} (D+1, D)$ $\xleftarrow{\text{실수 (-2147483648~2147483647)}}$		3	
	DINTP					
BIN 16 32	DBL		$\cdot (S) \xrightarrow{\text{변환}} (D+1, D)$ $\xleftarrow{\text{BIN (-32768~32767)}}$		3	
	DBLP					
	WORD		$\cdot (S+1, S) \xrightarrow{\text{변환}} (D)$ $\xleftarrow{\text{BIN (-32768~32767)}}$		3	
	WORDP					
BIN	GRY		$\cdot (S) \xrightarrow{\text{그래프 코드로 변환}} (D)$ $\xleftarrow{\text{BIN (-32768~32767)}}$		3	
	GRYP					
	DGRY		$\cdot (S+1, S) \xrightarrow{\text{그래프 코드로 변환}} (D+1, D)$ $\xleftarrow{\text{BIN (-2147483648~2147483647)}}$		3	
	DGRYP					

BIN	GBIN		$\bullet (S) \xrightarrow{\text{2의 곱으로 변환}} (D)$ $\xleftarrow{\text{그 결과 값 (-32768 ~ 32767)}}$		3	
	GBINP					
	DGBIN		$\bullet (S+1, S) \xrightarrow{\text{2의 곱으로 변환}} (D+1, D)$ $\xleftarrow{\text{그 결과 값 (-2147483648 ~ 2147483647)}}$		3	
	DGBINP					
2	NEG		$\bullet (\overline{D}) \xrightarrow{\text{2의 곱으로 변환}} (D)$ $\xleftarrow{\text{2의 곱으로 변환}}$		2	
	NEGP					
	DNEG		$\bullet (\overline{D+1}, \overline{D}) \xrightarrow{\text{2의 곱으로 변환}} (D+1, D)$ $\xleftarrow{\text{2의 곱으로 변환}}$		2	
	DNEGP					
	ENEG		$\bullet (\overline{D+1}, \overline{D}) \xrightarrow{\text{2의 곱으로 변환}} (D+1, D)$ $\xleftarrow{\text{2의 곱으로 변환}}$		2	
	ENEGP					
	BKBCD		$\bullet (S) \xrightarrow{n \text{ BCD}} (D)$		4	
	BKBCDP					
	BKBIN		$\bullet (S) \xrightarrow{n \text{ BIN}} (D)$		4	
	BKBINP					

(4)

16	MOV		$(S) \longrightarrow (D)$		*1	
	MOVP					
32	DMOV		$(S+1, S) \longrightarrow (D+1, D)$		3	
	DMOVP					
	EMOV		$\cdot (S+1, S) \longrightarrow (D+1, D)$ 불중명제		3	*2
	EMOVP					
	\$MOV		$\cdot (S) \quad (D)$		3	
	\$MOVP					
16	CML		$(\overline{S}) \longrightarrow (D)$		*1	
	CMLP					
32	DCML		$(\overline{S+1}, S) \longrightarrow (D+1, D)$		3	
	DCMLP					
	BMOV				4	
	BMOVP					
	FMOV				4	
	FMOVP					
16	XCH		$(S) \longleftrightarrow (D)$		3	
	XCHP					
32	DXCH		$(S+1, S) \longleftrightarrow (D+1, D)$		3	
	DXCHP					
	BXCH				4	
	BXCHP					
	SWAP				3	
	SWAPP					










*1: CPU .





		Q CPU QnACPU
• : (ZR		
• :) No.가 16 ,	2	3
• : K4,		
	3	

*2: Q CPU .

(5)

	CJ		• Pn		2	
	SCJ		• Pn		2	
	JMP		• Pn		2	
	GOEND		• END		1	

(6)

	DI		•		1	
가	EI		•		1	
	IMASK		• / 가		2	
가	IRET		•		1	

(7)I/O











































I/O	RFS		• 1		1	

(8)

/	UDCNT1				4	
	UDCNT2				4	
	TTMR		<p>• (TTMR의 ON 시간) * n → (D)</p> <p>n=0:1, n=1:10, n=2:100</p>		3	
	STMR		<p>• STMR ON/OFF (D)</p> <p>(D)+0: OFF</p> <p>(D)+1: OFF</p> <p>(D)+2: OFF</p> <p>(D)+3: ON</p>		3	
가	ROTC		<p>• n1 (s+1) 가</p>		5	
	RAMP		<p>• D1 n1 -</p> <p>n2 n3</p>		6	
	SPD		<p>• (S) n (D)</p>		4	
	PLSY		<p>• (n1)Hz → (D)</p> <p>n2</p>		4	
	PWM				4	
	MTR		<p>• (S) 16 Xn (D2)</p>		5	

1.3

(1)

	WAND		$\neg (D) \wedge (S) \rightarrow (D)$		3	
	WANDP					
	WAND		$\neg (S1) \wedge (S2) \rightarrow (D)$		3	*2
	WANDP					
	DAND		$(D+1, D) \wedge (S+1, S) \rightarrow (D+1, D)$		*1	
	DANDP					
	DAND		$(S1+1, S1) \wedge (S2+1, S2) \rightarrow (D+1, D)$		*1	*2
	DANDP					
	BKAND				5	
	BKANDP					
	WOR		$(D) \vee (S) \rightarrow (D)$		3	
	WORP					
	WOR		$(S1) \vee (S2) \rightarrow (D)$		4	*2
	WORP					
	DOR		$(D+1, D) \vee (S+1, S) \rightarrow (D+1, D)$		*1	
	DORP					
	DOR		$(S1+1, S1) \vee (S2+1, S2) \rightarrow (D+1, D)$		*1	*2
	DORP					
	BKOR				5	
	BKORP					



*1: CPU

		Q CPU
		QnACPU
•	: (ZR	
•	: No.7 16 ,	6
•	: K8,	
		4

*2: Q CPU

	WXOR		$\neg (D) \vee \neg (S) \rightarrow (D)$		3	
	WXORP					
	WXOR		$\neg (S1) \vee \neg (S2) \rightarrow (D)$		3	*2
	WXORP					
	DXOR		$\neg (D+1, D) \vee \neg (S+1, S) \rightarrow (D+1, D)$		*1	
	DXORP					
	DXOR		$\neg (S1+1, S1) \vee \neg (S2+1, S2) \rightarrow (D+1, D)$		*1	*2
	DXORP					
	BKXOR				5	
	BKXORP					
	WXNR		$\neg (D) \vee \neg (S) \rightarrow (D)$		3	
	WXNRP					
	WXNR		$\neg (S1) \vee \neg (S2) \rightarrow (D)$		4	*2
	WXNRP					
	DXNR		$\neg (D+1, D) \vee \neg (S+1, S) \rightarrow (D+1, D)$		*1	
	DXNRP					
	DXNR		$\neg (S1+1, S1) \vee \neg (S2+1, S2) \rightarrow (D+1, D)$		*1	*2
	DXNRP					
	BKXNOR				5	
	BKXNOR P					



*1:

CPU

		Q CPU	QnACPU
•	: (ZR	6	4
•	: No.가 16 ,		
•	: K8,		
		4	

*2:

Q CPU

(2)







	ROR				3	
	RORP					
	RCR				3	
	RCRP					
	ROL				3	
	ROLP					
	RCL				3	
	RCLP					
	DROR				3	
	DRORP					
	DRCR				3	
	DRCRP					
	DROL				3	
	DROLP					
	DRCL				3	
	DRCLP					

(3) (shift)













n	SFR				3	
	SFRP					
	SFL				3	
	SFLP					
1	BSFR				3	
	BSFRP					
	BSFL				3	
	BSFLP					
1	DSFR				3	
	DSFRP					
	DSFL				3	
	DSFLP					

(4)












n /	BSET				3	
	BSETP					
	BRST				3	
	BRSTP					

	TEST	TEST S1 S2 D	(S1) b15 ~ b0 (D)		4	
	TESTP	TESTP S1 S2 D	(S1) b15 ~ b0 (D)		4	
	DTEST	DTEST S1 S2 D	(S1) b31 ~ b0 (D)		4	
	DTESTP	DTESTP S1 S2 D	(S1) b31 ~ b0 (D)		4	
	BKRST	BKRST S n	(S) ON OFF 리셋 (S) OFF OFF (D) OFF OFF		3	
	BKRSTP	BKRSTP S n	(S) ON ON 리셋 (S) OFF OFF (D) OFF OFF		3	

(5)

	SER	SER S1 S2 D n	(S1) (S2) n (D) : 일치 No. (D+1) : 일치 개수		5	
	SERP	SERP S1 S2 D n	(S1) (S2) n (D) : 일치 No. (D+1) : 일치 개수		5	
	DSER	DSER S1 S2 D n	(S1) (S2) n (D) : 일치 No. (D+1) : 일치 개수		5	
	DSERP	DSERP S1 S2 D n	(S1) (S2) n (D) : 일치 No. (D+1) : 일치 개수		5	
	SUM	SUM S D	(S) b15 b0 (D) : 1의 개수		3	
	SUMP	SUMP S D	(S+1) (S) (D) : 1의 개수		3	
	DSUM	DSUM S D	(S+1) (S) (D) : 1의 개수		3	
	DSUMP	DSUMP S D	(S+1) (S) (D) : 1의 개수		3	
	DECO	DECO S D n	8 → 256 디코드 (S) 디코드 (D) 2^n 비트		4	
	DECOP	DECOP S D n	8 → 256 디코드 (S) 디코드 (D) 2^n 비트		4	
	ENCO	ENCO S D n	256 → 8 디코드 (S) 2^n 비트 (D) n		4	
	ENCOP	ENCOP S D n	256 → 8 디코드 (S) 2^n 비트 (D) n		4	

7	SEG				3	
	SEGP					
	DIS		• (S) 16 4 (D) n		4	
	DISP		4 (n 4)			
	UNI		• (S) n 4 (D)		4	
	UNIP		(n 4)			
	NDIS		• (S1) (S2) (D)		4	
	NDISP					
	NUNI		• (S1) (S2) (D)			
	NUNIP					
	WTOB		• (S) n 16 8 (D)		4	
	WTOBP					
	BTOW		• (S) n 16 8 16 (D)			
	BTOWP					
	MAX		• (S) n 16 (D)		4	
	MAXP					
	MIN		• (S) n 16 (D)			
	MINP					
	DMAX		• (S) 2 × n 32 (D)		4	
	DMAXP					
	DMIN		• (S) 2 × n 32 (D)			
	DMINP					

	SORT	 <ul style="list-style-type: none"> • S2: 1 단계 실행하는 비교수 • D1: 소트 완료로 (해시키는) 디버거스 • D2: 시스템 	<ul style="list-style-type: none"> • (S) n 16 $[n \times (n-1)/2]$ 		6	
	DSORT	 <ul style="list-style-type: none"> • S2: 1 단계 실행하는 비교수 • D1: 소트 완료로 (해시키는) 디버거스 • D2: 시스템 	<ul style="list-style-type: none"> • (S1) n 32 $[n \times (n-1)/2]$ 			
	WSUM		<ul style="list-style-type: none"> • (S) n 16 BIN (D) 		4	
	WSUMP					
	DWSUM		<ul style="list-style-type: none"> • (S) n 32 BIN (D) 			
	DWSUMP					

(6)





















	FOR		• FOR - NEXT n		2	
	NEXT				1	
	BREAK		• FOR NEXT Pn		3	
	BREAKP					
	CALL		• Pn (S1-Sn . 0 n 5)		*1 2 + n	
	CALLP					
	RET		•		1	
	FCALL		• Pn		*1 2 + n	
	FCALLP					
	ECALL	 * : 프로그램명	• Pn (S1-Sn . 0 n 5)		*2 3 + n	
	ECALLP	 * : 프로그램명				
	EFCALL	 * : 프로그램명	• Pn		*2 3 + n	
	EFCALLP	 * : 프로그램명				
	COM		•		1	
	IX	 다테이스 수식 행로	• IX - IXEND D		2	
	IXEND				1	
	IXDEV				1	
	IXSET	 수식값의 지정			3	

*1: n

*2: n

() () ÷ 2)

(7)

FIFW				3		
FIFWP						
FIFR				3		
FIFRP						
FPOP				3		
FPOPP						
FINS				4		
FINSP						
FDEL				4		
FDELP						

(8)

	FROM		•	16		5
	FROMP					
	DFRO		•	32		5
	DFROP					
	TO		•	16		5
	TOP					
	DTO		•	32		5
	DTOP					


















(9)

	PR	*SM701 OFF AJ 	• (S)	8 (16)		3
	PR	*SM701 ON AJ 	• (S)	00H		
	PRC		• (S)	8 (16) CPU LED		
	LED		• (S)	8 (16) CPU LED		2
	LEDC		• (S)	CPU LED		
	LEDR		•			1

LED

Q3APU, Q4ACPU

(10)

	CHKST		<ul style="list-style-type: none"> • CHKST가 CHK • CHKST가 CHK 		1	
	CHK		<ul style="list-style-type: none"> • SM80: OFF, SD80: 0 • SM80 : ON, SD80 : No. 			
	CHKCIR		• CHK		1	
	CHKEND		• CHK			
	SLT		•		1	
	SLTR		•			
	STRA		•		1	
	STRAR		•			
	PTRA		•		1	
	PTRAR		•			
	PTRAEXE		•		1	
	PTRAEXEP					

BIN ↓ 10 ASCII	BINDA		• (S) 1 BIN 5 10 (D)		3	
	BINDAP					
	DBINDA		• (S) 2 BIN 10 10 (D)		3	
	DBINDAP					
BIN ↓ 16 ASCII	DBINHA		• (S) 1 BIN 4 16 (D)		3	
	BINHAP					
	DBINHA		• (S) 2 BIN 8 16 (D)		3	
	DBINHAP					
BCD ↓ 10 ASCII	BCDDA		• (S) 1 BCD 4 10 (D)		3	
	BCDDAP					
	DBCDDA		• (S) 2 BCD 8 10 (D)		3	
	DBCDDAP					
10 ASCII ↓ BIN	DABIN		• (S) 5 10 1 BIN (D)		3	
	DABINP					
	DDABIN		• (S) 10 10 2 BIN (D)		3	
	DDABINP					
16 ASCII ↓ BIN	HABIN		• (S) 4 16 1 BIN (D)		3	
	HABINP					
	DHABIN		• (S) 8 16 2 BIN (D)		3	
	DHABINP					

10 ASCII ↓ BCD	DABCD		• (S) 4 10 1 BCD (D)		3	
	DABCDP					
	DDABCD		• (S) 8 10 2 BCD (D)		3	
	DDABCDP					
	COMRD		• (S)		3	
	COMRDP		(D)			
	LEN		• (S)		3	
	LENP		() (D)			
BCD ↓ 10	STR		• S2 1 BIN S1 10 (D)		3	
	STRP					
	DSTR		• S2 2 BIN S1 10 (D)		3	
	DSTRP					
10 ↓ BIN	VAL		• (S) 1 BIN		3	
	VALP		D1, D2			
	DVAL		• (S) 2 BIN		3	
	DVALP		D1, D2			
↓	ESTR		• (S) (D)		3	
	ESTRP					
↓	EVAL		• (S) (D)		3	
	EVALP					
16 BIN ↓ ASCII	ASC		• (S) 16 1 BIN (D)			
	ASCP		n			
ASCII ↓ 16 BIN	HEX		• (S) 16			
	HEXP		BIN n (D)			

	RIGHT		• (S) n (D)		4	
	RIGHTP					
	LEFT					
	LEFTP					
	MIDR		• (S2) (S1) (D)		4	
	MIDRP					
	MIDW					
	MIDWP					
	INSTR		• (S1) (S2) n (D)		5	
	INSTRP					
↓ BCD	EMOD		• (S1) (S2) BCD (D)		4	
	EMODP					
BCD ↓	EREXP		• (S1) BCD (S2) (D)		4	
	EREXPP					

()	SIN		$\sin(S+1, S) \longrightarrow (D+1, D)$		3	
	SINP					
	COS		$\cos(S+1, S) \longrightarrow (D+1, D)$		3	
	COSP					
	TAN		$\tan(S+1, S) \longrightarrow (D+1, D)$		3	
	TANP					
	ASIN		$\sin^{-1}(S+1, S) \longrightarrow (D+1, D)$		3	
	ASINP					
	ACOS		$\cos^{-1}(S+1, S) \longrightarrow (D+1, D)$		3	
	ACOSP					
	ATAN		$\tan^{-1}(S+1, S) \longrightarrow (D+1, D)$		3	
	ATANP					
()	RAD		$\cdot (S+1, S) \longrightarrow (D+1, D)$ 각도 → 라디언 변환		3	
	RADP					
	DEG		$\cdot (S+1, S) \longrightarrow (D+1, D)$ 라디언 → 각도 변환		3	
	DEGP					
()	SQR		$\sqrt{S+1, S} \longrightarrow (D+1, D)$		3	
	SQRP					
()	EXP		$e^{(S+1, S)} \longrightarrow (D+1, D)$		3	
	EXPP					
()	LOG		$\log e(S+1, S) \longrightarrow (D+1, D)$		3	
	LOGP					
()	RND		$\cdot 0-32767$ D		2	
	RNDP					
,	SRND		$\cdot S$ 16			
	SRNDP		BIN			

(BCD)	BSQR		$\cdot \sqrt{S}$ \longrightarrow (D)+0 +1		3	
	BSQRP					
	BDSQR		$\cdot \sqrt{S+1, S}$ \longrightarrow (D)+0 +1		3	
	BDSQRP					
(BCD)	BSIN		$\cdot \sin(S)$ \longrightarrow (D)+0 +1 +2		3	
	BSINP					
	BCOS		$\cdot \cos(S)$ \longrightarrow (D)+0 +1 +2		3	
	BCOSP					
	BTAN		$\cdot \tan(S)$ \longrightarrow (D)+0 +1 +2		3	
	BTANP					
	BASIN		$\cdot \sin^{-1}(S)$ \longrightarrow (D)+0 +1 +2		3	
	BASINP					
	BACOS		$\cdot \cos^{-1}(S)$ \longrightarrow (D)+0 +1 +2		3	
	BACOSP					
	BATAN		$\cdot \tan^{-1}(S)$ \longrightarrow (D)+0 +1 +2		3	
	BATANP					

	LIMIT		<ul style="list-style-type: none"> • $S3 < S1$ $S1$ (D) • $S1 \ S3 \ S2$ $S3$ (D) • $S2 < S3$ $S2$ (D) 		5	
	LIMITP					
	DLIMIT		<ul style="list-style-type: none"> • $(S3+1, S3) < (S1+1, S1)$ $(S1+1, S1)$ ((D)+1, (D)) • $(S1+1, S1) \ (S3+1, S3) < (S2+1, S2)$ $(S3+1, S3)$ ((D)+1, (D)) • $(S2, S2+1) < (S3, S3+1)$ $(S2+1, S2)$ ((D)+1, (D)) 		5	
	DLIMITP					
	BAND		<ul style="list-style-type: none"> • $S1 \ S3 \ S2$ 0 (D) • $S3 < S1$ $S3 - S1$ (D) • $S2 < S3$ $S3 - S2$ (D) 		5	
	BANDP					
	DBAND		<ul style="list-style-type: none"> • $(S1+1, S1) \ (S3+1, S3) \ (S2+1, S2)$ 0 ((D)+1, (D)) • $(S3+1, S3) < (S1+1, S1)$ $(S3+1, S3) - (S1+1, S1)$ ((D)+1, (D)) • $(S2+1, S2) < (S3+1, S3)$ $(S3+1, S3) - (S2+1, S2)$ ((D)+1, (D)) 		5	
	DBANDP					
	ZONE		<ul style="list-style-type: none"> • $S3 = 0$ 0 (D) • $S3 > 0$ $S3 + S2$ (D) • $S3 < 0$ $S3 - S1$ (D) 		5	
	ZONEP					
	DZONE		<ul style="list-style-type: none"> • $(S3+1, S3) = 0$... 0 ((D)+1, (D)) • $(S3+1, S3) > 0$... $(S3+1, S3) + (S2+1, S2)$ ((D)+1, (D)) • $(S3+1, S3) < 0$... $(S3+1, S3) + (S1+1, S1)$ ((D)+1, (D)) 		5	
	DZONEP					

(14)





No.	RSET		No. (S)		2	
	RSETP					
	QDRSET				* 2 + n	
	QDRSETP					
	QCDSET					
	QCDSETP					

*: n (÷ 2) . (.)

















(15)

/	DATERD		* (시계 소자) → (D) +0 +1 월 +2 월 +3 시 +4 분 +5 초 +6 요일		2	
	DATERDP					
	DATEWR		* (D) +0 +1 월 +2 월 +3 시 +4 분 +5 초 +6 요일		2	
	DATEWRP					
가	DATE+		(S1) 시 분 초 + (S2) 시 분 초 → (D) 시 분 초		4	
	DATE+P					
	DATE-		(S1) 시 분 초 - (S2) 시 분 초 → (D) 시 분 초		4	
	DATE-P					
	SECOND		(S) 시 분 초 → (D) 초 (해위) 초 (상위)		3	
	SECONDP					
	HOUR		(S) 초 (해위) 초 (상위) → (D) 시 분 초			
	HOURP					

(16)

	MSG		• (S) QnACPU		2	
	PKEY		• (D)		2	





































(17)

	PSTOP		•		* 2 + n	
	PSTOPP		•		* 2 + n	
	ROFF		•		* 2 + n	
	ROFFP		•		* 2 + n	
	PSCAN		•		* 2 + n	
	PSCANP		•		* 2 + n	
	PLOW		•		* 2 + n	
	PLOWP		•		* 2 + n	

*: n (÷ 2) .(.)

WDT	WDT		• WDT		1	
	WDTP					
	DUTY		 SM420~SM424, SM430~SM434		4	
1 /	ZRRDB		 ZR0 ZR1 (D)		3	
	ZRRDBP				3	
	ZRWRB		 ZR0 ZR1 (S)		3	
	ZRWRBP					
	ADRSET		 저장 디바이스의 간접 어드레스 디바이스명		3	
	ADRSETP					
	KEY		• (S) 8 D1 16		5	
/	ZPUSH		• Z0-Z15 D		2	
	ZPUSHP					
	ZPOP		• D Z0-Z15			
	ZPOPP					
E2 PROM	EROMWR		• E2 PROM		5	
	EROMWRP					

1.4

QnA I/O	ZNFR		I/O		5	
						
QnA I/O	ZNT0		I/O		9	
						
					10	
						
A	ZNWR				10	
						
A	ZNRD				11	
						
A I/O	RFRP		I/O		8	
						
A I/O	RTOP		I/O		8	
						
	RTREAD					
						
	RTWRITE				8	
						

1.5 PID

PID		• S CPU PID
PID		• S (SV), (PV) (MV) PID
PID		• n AD57 S1 No. PID S2
		• n No.
		• n No.
		• n No. S

1.6 QCPU

	 	• (n1) (n2) (D)
		• SM800, SM801, SM8027† ON IC
		•
		•
		•
		• ROM 0()
		• (0)
+		• (S1) , (S2) ROM 0()
	 	• (S) n 16 (D) n
CPU	 	• CPU CPU (CPU)
CPU	 	• CPU CPU (CPU)
CPU		• CPU

SM PLC

CPU

ON/OFF

	•
	•
	•
	•
()	<p>•</p> <p>< ></p> <p>S : ()</p> <p>U : ()</p> <p>S/U : /</p> <p>< ></p> <p>END : END</p> <p>: (ON, STOP RUN)</p> <p>: 가</p> <p>: 가</p> <p>: 가 (SM)</p>
ACPU M9	<p>• ACPUG (M9) 가</p> <p>()</p> <p>• Q/QnACPU 가</p>
CPU	<p>CPU</p> <p>: CPU</p> <p>Q CPU : Q CPU</p> <p>QnA : QnA , Q2ASCPU</p> <p>CPU : CPU (Q4ARCPU, Q3ACPU)</p>

- Q MELSECNET/H
- QnA/Q4AR MELSECNET/10
- SFC Q CPU(Q)/QnACPU (SFC)

(1) SM1200 - 1255	QnACPU
Q CPU	“ ”
(2) SM1500	Q4ARCPU ..

(1)

				()	ACPU M9	CPU
SM0		OFF: ON:	가 ON.() ON	S ()		
SM1		OFF: ON:	가 ON. ON	S ()	M9008	
SM5		OFF: ON:	SM0 ON 가 ON	S ()		
SM16		OFF: ON:	SM0 ON 가 ON	S ()		
SM50		OFF ON:	11.3	U		
SM51		OFF: ON:	CPU, ON ON BAT. ALARM LED	S ()	M9007	
SM52		OFF: ON:	SM51 OFF	S ()	M9006	
SM53	ACDOWN	OFF: ACDOWN ON: ACDOWN	20ms ON, OFF ON	S ()	M9005	
SM54	MINI	OFF: ON:	AJ71PT32(S3) 1 MINI(S3) ON ON	S ()	M9004	QnA
SM56		OFF: ON:	가 ON ON	S ()	M9011	
SM60		OFF: ON:	1 ON, ON I/O	S ()	M9000	
SM61		OFF: ON:	ON, ON I/O	S ()	M9002	
SM62		OFF: ON:	F가 1 ON ON	S ()	M9009	
SM80	CHK	OFF: ON:	CHK ON ON	S ()		
SM90	(SFC)	OFF: () ON: ()	SD90	ON OFF	M9108	
SM91			SD91		M9109	
SM92			SD92		M9110	
SM93			SD93		M9111	
SM94			SD94		M9112	
SM95			SD95		M9113	
SM96			SD96		M9114	
SM97			SD97			
SM98			SD98			
SM99			SD99			
SM120	OFF	OFF: ON: OFF	OFF 1 ON, ON * Q	S ()		Q CPU

(2)

				()	ACPU M9	CPU
SM202	LED	OFF ON:LED	• OFF ON LED SD202	U		
SM203	STOP	STOP	• STOP ON	S()	M9042	
SM204	PAUSE	PAUSE	• PAUSE ON	S()	M9041	
SM205	STEP-RUN	STEP-RUN	• STEP-RUN ON	S()	M9054	
SM206	PAUSE 가	OFF: PAUSE ON: PAUSE 가	• PAUSE ON 가 ON PAUSE	U	M9040	
SM210		OFF: ON:	• 가 OFF ON END SD210~SD213	U	M9025	
SM211		OFF: ON:	• (SD210~SD213) 가 ON, 가 OFF	S()	M9026	
SM212		OFF: ON:	• , , , , CPU LED	U	M9027	Q3A Q4A Q4AR
SM213		OFF: ON:	• 가 ON BCD SD210~SD213	U	M9028	
SM250	I/O	OFF: ON:	• 가 OFF ON SD250	U		
SM251	I/O	OFF: ON:	• SD251 ON (1 1 가) • RUN I/O STOP ON • I/O RUN/STOP	U(END)	M9094	Q2A(S1) Q3A Q4A Q4AR
SM252	I/O OK	OFF: ON: 가	• I/O OK ON	S(END)		
SM254		OFF: ON:	• .() 가 가	U (END)		Q CPU
SM255	MELSECNE T/10 1	OFF: ON:	• ON (, .)	S()		
SM256		OFF: ON:	• CPU (B, W) 가	U		
SM257		OFF: ON:	• CPU (B, W) 가	U		
SM260	MELSECNE T/10 2	OFF: ON:	• ON (, .)	S()		
SM261		OFF: ON:	• CPU (B, W) 가	U		
SM262		OFF: ON:	• CPU (B, W) 가	U		
SM265	MELSECNE T/10 3	OFF: ON:	• ON (, .)	S()		
SM266		OFF: ON:	• CPU (B, W) 가	U		
SM267		OFF: ON:	• CPU (B, W) 가	U		
SM270	MELSECNE T/10 4	OFF: ON:	• ON (, .)	S()		
SM271		OFF: ON:	• CPU (B, W) 가	U		
SM272		OFF: ON:	• CPU (B, W) 가	U		

()

				()	ACPU M9	CPU
SM280	CC-Link	OFF: ON :	• QJ61BT11 1 CC-Link ON OFF	S()		Q CPU
			• A(1S)J61QBT11 1 CC-Link ON ON	S()		QnA
SM320	SFC	OFF: SFC ON : SFC	• SFC ON, OFF • SFC OFF	S() U	M9100	
SM321	SFC /	OFF: SFC ON : SFC	• SM320 (SFC ON) • SFC OFF SFC • OFF ON SFC • ON OFF SFC	S() U	M9101	
SM322	SFC	OFF: ON:	• ON/OFF가 • OFF SFC 가 • ON SFC (ON) • SM902 가	S() U	M9102	
SM323		OFF: ON:	• OFF 1 1 • ON 1 • ()	U	M9103	
SM324		OFF: ON:	• ON, OFF • ON.	S()	M9104	
SM325		OFF: OFF ON:	• OFF OFF • ON	S() U	M9196	
SM326	SFC	OFF: ON:	• SFC SFC CPU STOP RUN	U		
SM327	END	OFF: OFF ON:	• END • OFF OFF • ON	S() U		
SM330		OFF: ON:	• •	U(END)		
SM390		ON	• ON • 가 () • 가	S()		Q CPU

(3) /

				()	ACPU M9	CPU
SM400	ON	ON OFF	• ON .	S(END)	M9036	
SM401	OFF	ON OFF	• OFF .	S(END)	M9037	
SM402	RUN 1 ON	ON OFF ← 1스캔	• RUN 1 ON . 가 .	S(END)	M9038	
SM403	RUN 1 OFF	ON ← 1스캔 OFF	• RUN 1 OFF . 가 .	S(END)	M9039	
SM404	RUN 1 ON	ON OFF ← 1스캔	• RUN 1 ON . 가 .	S(END)		
SM405	RUN 1 OFF	ON ← 1스캔 OFF	• RUN 1 OFF . 가 .	S(END)		
SM409	0.01		• 5ms ON/OFF • OFF OFF .	S()		Q CPU
SM410	0.1		• ON/OFF • OFF ON/OFF OFF ON/OFF 가	S()	M9030	
SM411	0.2				M9031	
SM412	1				M9032	
SM413	2				M9033	
SM414	2n		• SD414 () ON/OFF	S()	M9034	
SM415	2n(ms)		• SD415 ms ON/OFF .	S()		Q CPU
SM420	No.0		• ON/OFF • ON OFF • DUTY ON/OFF 	S(END)	M9020	
SM421	No.1				M9021	
SM422	No.2				M9022	
SM423	No.3				M9023	
SM424	No.4				M9024	
SM430	No.5		• SM420~SM424	S(END)		
SM432	No.6					
SM431	No.7					
SM433	No.8					
SM434	No.9					

(4)

				()	ACPU M9	CPU
SM510		OFF: ON:	• ON	S(END)		
SM511		OFF: ON:	• OFF ON SD550 SD551~SD552	U		

(5)

				()	ACPU M9	CPU
SM600	가	OFF: 가 ON: 가	• 가 ON	S()		
SM601		OFF: ON:	• 가 ON ON	S()		
SM602	1	OFF: 1 ON: 1	• 가 RAM ON	S()		
SM603	2	OFF: 2 ON: 2	• 가 ROM ON	S()		
SM604		OFF: ON:	• 가 ON	S()		
SM605		OFF: 가 ON:	• 가 ON	U		
SM609	가	OFF: 가 ON: 가	• 가 가 ON • OFF	U/S		
SM620	B 가	OFF: 가 ON: 가	• ON • 가 B ON	S() S()		Q CPU Q2A(S1) Q3A Q4A Q4AR
SM621	B	OFF: ON:	• ON • B 가 ON ON	S() S()		Q CPU Q2A(S1) Q3A Q4A Q4AR
SM622	3	OFF: 3 ON: 3	• ON • 3(2 RAM) ON	S() S()		Q CPU Q2A(S1) Q3A Q4A Q4AR
SM623	4	OFF: 4 ON: 4	• ON • 4(2 ROM) ON	S() S()		Q CPU
SM624	B	OFF: ON:	• B가 ON	S()		Q2A(S1) Q3A Q4A Q4AR
SM625	B	OFF: 가 ON:	• B가 가 ON	U		
SM640		OFF: ON:	• 가 ON	S()		
SM650		OFF: ON:	• ON	S()		

()

				()	ACPU M9	CPU
SM660		OFF: ON:	• ON • 가 OFF OFF.	S()		
SM672	A	OFF: ON:	• A R ON .(END .)	S/U		
SM673	B	OFF: ON:	• B R ON .(END .)	S/U		Q2A(S1) Q3A Q4A Q4AR

(6)

				()	ACPU M9	CPU
SM700		OFF: OFF ON: ON	•	S ()	M9012	
SM701		OFF: NUL ON: 16	• SM701 OFF NUL(00H) • SM701 ON 16 가	U	M9049	
SM702		OFF: ON: 2	• • 2 가	U		
SM703		OFF: ON:	• 가	U		
SM704		OFF: ON:	• BKCMP ON	S ()		
SM707		OFF: ON:	• SM707 OFF • SM707 ON 가	U		Q4AR
SM710	CHK	OFF: ON:	• OFF • ON CHK	S ()		
SM711		OFF: ON:	• AD57(S1) ON, 가 OFF.	S ()	M9065	
SM712		OFF: ON:	• AD57(S1) ON	S ()	M9066	
SM714	BUSY	OFF: ON: 가 가	• AJ71PT32-S3 가/ 가	S ()	M9081	QnA
SM715	EI	0: DI 1: EI	• EI ON	S ()		
SM720		OFF: ON:	• COMRD, PRC 1 ON	S()		
SM721		OFF: ON:	• S.FWRITE, S.FREAD, COMRD, PRC, LEDC ON	S()		Q CPU
SM722	BIN, DBIN 가	OFF: OK ON: NG	• BIN, DBIN "OPERATIONERROR" ON	U		
SM730	CC-Link BUSY	OFF: ON: 가 가	• A(1S)J61QBT11 가/ 가	S ()		QnA
SM736	PKEY	OFF: ON:	• PKEY ON 32 CR OFF	S ()		
SM737	PKEY	OFF: 가 ON: 가	• ON 가 CPU OFF	S ()		

()

				()	ACPU M9	CPU
SM738	MSG	OFF: ON:	• MSG ON	S ()		
SM774	PID	OFF: ON:	• SV PV	U		
SM775	COM	OFF: ON:	• COM	U		
SM776	CALL 가/ 가	OFF: 가 ON: 가	• CALL CALL /	U()		
SM777	가/ 가	OFF: 가 ON: 가	• /	U()		
SM778	CC-Link 가	OFF: CC-Link 가 ON: CC-Link 가	• CC-Link 가 가 32가 ON 32 OFF	U()		QnA

(7)

				()	ACPU M9	CPU
SM800		OFF:	• 가 ON	S()		Q CPU
		ON:	• 가 ON	S()		QnA
SM801		OFF:	• ON • OFF (M(SM) OFF)	U	M9047	Q CPU
		ON:	• ON • OFF (M(SM) OFF)	U	M9047	QnA
SM802		OFF:	• 가 ON	S()	M9046	Q CPU
		ON:	• 가 ON	S()	M9046	QnA
SM803		OFF ON:	• OFF ON (TRACE) 가 ON	U	M9044	Q CPU
			• OFF ON (STRA) 가 ON	U	M9044	QnA
SM804		OFF: 가	• ON	S()		Q CPU
		ON:	• 가 ON	S()		QnA
SM805		OFF:	• 가 ON	S()	M9043	Q CPU
		ON:	• 가 ON	S()	M9043	QnA
SM806		OFF: ON:	• 가 ON	S()		
SM807		OFF ON:	•	U		
SM808		OFF: ON:	• 가 ON	S()	M9055	
SM809		OFF ON:	• 가	U		
SM810		OFF: ON:	• 가 ON	S()		
SM811		OFF: ON:	• ON • OFF (M OFF)	S()		QnA
SM812		OFF: ON:	• (PTRA) 가 ON	U		
SM813		OFF ON:	• OFF ON (PTRA) 가 ON	S()		
SM814		OFF: 가 ON:	• ON	S()		
SM815		OFF: ON:	• 가 ON	S()		

()

				()	ACPU M9	CPU
SM820		OFF: ON:	• 가 ON .	U		
SM821		OFF: ON:	• ON • OFF .(M(SM) OFF)	S()	M9182	
SM822		OFF: ON:	• ON . • OFF .	S()	M9181	
SM823		OFF: 가 ON:	• , 1 가 ON . OFF .	S()		
SM824		OFF: 가 ON:	• 가 ON . OFF .	S()		
SM825		OFF: ON:	• 가 ON . • OFF .	S()	M9180	
SM826		OFF: ON:	• 가 ON . • 가 ON .	S() S()		Q CPU
SM827		OFF: ON:	• 가 ON .	S()		QnA
SM828		OFF: ON:	• 가 ON	S()		

(8)

				()	ACPU M9	CPU
SM900		OFF: ON:	• ON	S()		QnA
SM910	PKEY	OFF: ON:	• ON . OFF .	S ()		

(9) A Q/QnA
ACPU

M9000 - M9255가 A Q/QnA
SM1000 - SM1255

가

ON/OFF

ON/OFF

Q CPU/QnACPU

, M9084, M9200 - M9255 가 ON/OFF
SM1084, SM1200 - SM1255

가 ON/OFF

ACPU

CPU

MELSECNET, MELSECNET/B

Q CPU	GX Developer
PC	[A CPU]

--

가

Q/QnACPU

--

--

Q/QnACPU

ACPU						CPU
M9000	SM1000	-		OFF: ON:	가 1 ON, I/O	
M9002	SM1002	-		OFF: ON:	ON, I/O [SD1116-SD1123]	
M9004	SM1004	-	MINI	OFF: ON:	A(1S)J71PT32(S3) 1 MINI(S3) ON, ON	QnA
M9005	SM1005	-	AC DOWN	OFF: AC DOWN ON: AC DOWN	20ms ON, OFF ON	
M9006	SM1006	-		OFF: ON:	ON, OFF	
M9007	SM1007	-		OFF: ON:	ON, ON	
M9008	SM1008	SM1		OFF: ON:	가 ON	
M9009	SM1009	SM62		OFF: ON:	OUT F, SET F 0 OFF ON. SD1124	

()

ACPU						CPU
M9011	SM1011	SM56		OFF: ON:	ON 가 ON,	
M9012	SM1012	SM700		OFF: OFF ON: ON		
M9016	SM1016			OFF: ON:	SM1016 ON RUN	
M9017	SM1017			OFF: ON:	SM1017 ON RUN	
M9020	SM1020	-	No.0		ON/OFF ON OFF DUTY ON/OFF	
M9021	SM1021	-	No.1			
M9022	SM1022	-	No.2			
M9023	SM1023	-	No.3			
M9024	SM1024	-	No.4			
M9025	SM1025	-		OFF: ON:	SM1025가 OFF ON END SD1025-SD1028	
M9026	SM1026	-		OFF: ON:	(SD1025-SD1028) 가 ON, 가 OFF.	
M9027	SM1027	-		OFF: ON:	CPU LED	
M9028	SM1028	-		OFF: ON:	SM1028 ON BCD SD1025~ SD1028	
M9029	SM1029			OFF: ON:	SM1029 ON 1 END RUN ON/OFF 가 OFF(1.)	
M9030	SM1030	-	0.1		0.1, 0.2, 1, 2, 1 ON/OFF ON/OFF ON OFF	
M9031	SM1031	-	0.2			
M9032	SM1032	-	1			
M9033	SM1033	-	2			
M9034	SM1034	-	1			
M9036	SM1036	-	ON	ON OFF	SM1036, SM1037 CPU ON OFF, SM1038, SM1039 가 STOP OFF가 SM1039 1 OFF가 ON,	
M9037	SM1037	-	OFF	ON OFF		
M9038	SM1038	-	RUN 1 ON	ON OFF		
M9039	SM1039	-	RUN (RUN 1 OFF)	ON OFF		
M9040	SM1040	SM206	PAUSE 가	OFF: PAUSE ON: PAUSE 가	RUN 가 PAUSE PAUSE ON SM206 ON 가 SM204가 ON	
M9041	SM1041	SM204	PAUSE	OFF: PAUSE ON: PAUSE		
M9042	SM1042	SM203		OFF: ON:	RUN 가 STOP ON	

()

ACPU						CPU
M9043	SM1043	SM805		OFF : ON :	• STRA ON STRA	
M9044	SM1044	SM803		OFF ON: STRA OFF ON: STRAR	• SM803 ON/OFF STRA / STRAR (SM803 ON/OFF ON/OFF SM803 OFF ON STRA SM803 ON OFF STRAR SD1044 (10ms)	
M9045	SM1045		(WDT)	OFF : WDT ON : WDT	• SM1045 ON ZCOM WDT (200ms)	
M9046	SM1046	SM802		OFF : ON :	• ON	
M9047	SM1047	SM801		OFF : ON :	• SM801 ON SM801 OFF	
M9049	SM1049	SM701		OFF : NUL ON : 16	• SM701 OFF NUL(00H) • SM701 ON 16 가	
M9051	SM1051		CHG	OFF : 가 ON :	• CHG ON OFF	
M9052	SM1052		SEG	OFF : 7SEG ON : I/O	• SM1052가 ON I/O • SM1052가 OFF 7SEG	QnA
M9054	SM1054	SM205	STEP RUN	OFF : STEP RUN ON : STEP RUN	• RUN 가 STEP RUN ON	
M9055	SM1055	SM808		OFF : ON :	• 가 ON OFF	
M9056	SM1056		P, I	OFF : P, I ON : P, I	• RUN (RUN P, I ON P, I OFF	
M9057	SM1057		(1) P, I	OFF : P, I ON : P, I		
M9058	SM1058		P, I	P, I ON		
M9059	SM1059		P, I	P, I ON		
M9060	SM1060		2 P, I	OFF : P, I ON : P, I		
M9061	SM1061		3 P, I	OFF : P, I ON : P, I		
M9065	SM1065	SM711		OFF : ON :	• AD57(S1)/AD58 ON, 가 OFF.	QnA
M9066	SM1066	SM712		OFF : ON :	• AD57(S1)/AD58 ON	
M9070	SM1070		A8UPU/A8 PUJ	OFF : ON :	• Q CPU/QnACPU A8UPU/A8PUJ	

()

ACPU						CPU
M9081	SM1081	SM714	BUSY	OFF : ON : 가 가	<ul style="list-style-type: none"> A(1S)J71PT32-S3 A2C, A52G 	QnA
M9084	SM1084			OFF : ON :	<ul style="list-style-type: none"> END .(END) . . 	
M9091	SM1091			OFF : ON :	<ul style="list-style-type: none"> SD1091 ON ON 	
M9094	SM1094	SM251	I/O	OFF : ON :	<ul style="list-style-type: none"> SD251 I/O I/O SD251 ON I/ 1 1 .) RUN I/O , STOP ON I/O RUN/STOP 	QnA
M9100	SM1100	SM320	SFC	OFF : ON :	<ul style="list-style-type: none"> SFC ON, OFF 	
M9101	SM1101	SM321	SFC /	OFF : ON :	<ul style="list-style-type: none"> SFC 가 ON , OFF OFF , SFC 	
M9102	SM1102	SM322	SFC	OFF : ON :	<ul style="list-style-type: none"> SM322 SFC ON : SFC OFF : SFC 0 ON ON OFF ON ON OFF 	
M9103	SM1103	SM323		OFF : ON :	<ul style="list-style-type: none"> 1 가 ON : .() OFF : 1 1 .() 	
M9104	SM1104	SM324		OFF : ON :	<ul style="list-style-type: none"> ON, 1 OFF SM324 AND 	
M9108	SM1108	SM90	(SD90)	OFF : ON :	<ul style="list-style-type: none"> ON . OFF 	
M9109	SM1109	SM91	(SD91)			
M9110	SM1110	SM92	(SD92)			
M9111	SM1111	SM93	(SD93)			

()

ACPU							CPU
M9112	SM1112	SM94	(SD94)	OFF:		ON	
M9113	SM1113	SM95	(SD95)	ON:	OFF		
M9114	SM1114	SM96	(SD96)				
M9180	SM1180	SM825		OFF: ON:		ON, OFF	
M9181	SM1181	SM822		OFF: ON:	가	ON,	
M9182	SM1182	SM821	가	OFF: / ON: 가	가/ ON : 가 OFF : OFF		
M9196	SM1196	SM325		OFF: ON: ON		ON : ON/OFF OFF : (SET SM325 ON/OFF .)	
M9197	SM1197			SM 1197 OFF		SM1197, SM1198 ON/OFF (SD1100-SD1107), (SD1116-SD1123)	
				ON			
M9198	SM1198			OFF ON	X/Y 800~FF0 X/Y 1000~17F0 X/Y 1800~1FF0		
M9199	SM1199			OFF: ON:		/ CPU SM1199 ON (가 .)	
M9200	SM1200	-	ZNRD (ACPU:LRDP)	OFF: ON:		• ZNRD() • ZNRD • OFF RST	
M9201	SM1201	-	ZNRD (ACPU:LRDP)	OFF: ON:		• ZNRD() • ZNRD SM1202, SM1203 • OFF RST	

()

ACPU						CPU
M9202	SM1202	-	ZNWR (ACPU:LWTP)	OFF: ON:	<ul style="list-style-type: none"> • ZNWR() • ZNWR • OFF RST 	QnA
M9203	SM1203	-	ZNWR (ACPU:LWTP)	OFF: ON:	<ul style="list-style-type: none"> • ZNWR() • ZNWR SM1202, SM1203 • OFF RST 	
M9204	SM1204	-	ZNRD (ACPU:LRDP)	OFF: ON:	ZNRD	
M9205	SM1205	-	ZNWR (ACPU:LWTP)	OFF: ON:	ZNWR	
M9206	SM1206	-		OFF: ON:	•	
M9207	SM1207	-		OFF: ON:	<ul style="list-style-type: none"> • 3 2 3 (3 3) 	
M9208	SM1208	-	B,W ()	OFF: 2 ,3 ON: 2	<ul style="list-style-type: none"> • B,W • SM1208 OFF... B,W • SM1208 ON..... B,W 	
M9209	SM1209	-	B,W ()	OFF: 2 ,3 ON: 2	<ul style="list-style-type: none"> • B,W ON . (SM1209가 ON • SM1209가 OFF 	
M9210	SM1210	-	()	OFF: ON:	• H/W	
M9211	SM1211	-	()	OFF: ON:	• H/W	
M9224	SM1224	-		OFF: ON:		
M9225	SM1225	-		OFF: ON:		
M9226	SM1226	-		OFF: ON:		
M9227	SM1227	-		OFF: ON:		
M9232	SM1232	-		OFF: RUN STEP RUN ON: STOP PAUSE		
M9233	SM1233	-		OFF: ON:		
M9235	SM1235	-	I/O	OFF: ON:	I/O	

()

ACPU						CPU
M9236	SM1236	-	I/O	OFF: ON:	I/O	QnA
M9237	SM1237	-	I/O	OFF: ON:	I/O	
M9238	SM1238	-	I/O /	OFF: ON:	I/O	
M9240	SM1240	-		OFF: ON:		
M9241	SM1241	-		OFF: ON:		
M9242	SM1242	-		OFF: ON:		
M9243	SM1243	-		OFF: ON:		
M9246	SM1246	-		OFF: ON:		
M9247	SM1247	-		OFF: ON:	3 2	
M9250	SM1250	-		OFF: ON:		
M9251	SM1251	-		OFF: ON:		
M9252	SM1252	-		OFF: ON:		
M9253	SM1253	-		OFF: RUN STEP RUN ON: STOP PAUSE		
M9254	SM1254	-		OFF: RUN STEP RUN ON: STOP PAUSE		
M9255	SM1255	-		OFF: ON:		

SD PLC
Q/QnACPU

BIN

()	<div>< S : U : (S/U : / < > END : END : (ON, STOP RUN) : 가 : 가 : 가 (SM)</div>
ACPU D9	<div>· ACPUGa (D9) 가 (.) · Q/QnACPU 가</div>
CPU	<div>CPU : CPU Q CPU : Q CPU QnA : QnA , Q2ASCPU CPU : CPU . (Q4ARCPU, Q3ACPU)</div>

· Q MELSECNET/H

· QnA/Q4AR MELSECNET/10

· SFC · Q/QnACPU (SFC)

(1) SD1200-1255 QnACPU Q CPU “ ”
(2) SD1500 Q4ARCPU

(1)

				()	ACPU	CPU
SD0			가 BIN	S ()	D9008	
SD1			SD0 가 (, 2), BCD 2 B15 ~ B8 B7 ~ B0 (예) 2004년 10월 년 (0~99) 월 (1~12) H0410	S ()		
SD2			SD0 가 , BCD 2 B15 ~ B8 B7 ~ B0 (예) 25월 10시 월 (1~31) 시 (0~23) H2510			
SD3			SD0 가 , BCD 2 B15 ~ B8 B7 ~ B0 (예) 35분 48초 분 (0~59) 초 (0~59) H3548			
SD4			(SD5-SD15), (SD16-SD26) 가 B15 ~ B8 B7 ~ B0 개발 정보 구분 코드 공통 정보 구분 코드 가 0: 1: No. 2: / 3: () 4: 5: (Q4AR) 가 0: 1: 2: / 3: () 4: 5: No. 6: F No. 7:CHK No.	S ()		
SD5			(SD0) 가 No.	S ()		
SD6						
SD7						
SD8						
SD9						
SD10						
SD11						
SD12						
SD13						
SD14						
SD15			/ 번호 내용 SD5 드라이브 SD6 SD7 SD8 SD9 SD10 SD11 (빈 공간) SD12 SD13 SD14 SD15 [예] 제품명 = A B C D E F G H I J K B15 ~ B8 B7 ~ B0 42h (B) 41h (A) 44h (D) 43h (C) 45h (F) 45h (E) 46h (0) 47h (5) 48h (1) 20h () 48h (C) 4Ah (8)			

()

				()	ACPU D9	CPU
SD5			()			
SD6			()			
SD7						
SD8						
SD9						
SD10						
SD11						
SD12						
SD13						
SD14						
SD15						
SD16						
SD17						
SD18						
SD19						
SD20						
SD21						
SD22						
SD23						
SD24						
SD25						
SD26						
SD27						
SD28						
SD29						
SD30						
SD31						
SD32						
SD33						
SD34						
SD35						
SD36						
SD37						
SD38						
SD39						
SD40						
SD41						
SD42						
SD43						
SD44						
SD45						
SD46						
SD47						
SD48						
SD49						
SD50						
SD51						
SD52						
SD53						
SD54						
SD55						
SD56						
SD57						
SD58						
SD59						
SD60						
SD61						
SD62						
SD63						
SD64						
SD65						
SD66						
SD67						
SD68						
SD69						
SD70						
SD71						
SD72						
SD73						
SD74						
SD75						
SD76						
SD77						
SD78						
SD79						
SD80						
SD81						
SD82						
SD83						
SD84						
SD85						
SD86						
SD87						
SD88						
SD89						
SD90						
SD91						
SD92						
SD93						
SD94						
SD95						
SD96						
SD97						
SD98						
SD99						
SD100						
SD101						
SD102						
SD103						
SD104						
SD105						
SD106						
SD107						
SD108						
SD109						
SD110						
SD111						
SD112						
SD113						
SD114						
SD115						
SD116						
SD117						
SD118						
SD119						
SD120						
SD121						
SD122						
SD123						
SD124						
SD125						
SD126						
SD127						
SD128						
SD129						
SD130						
SD131						
SD132						
SD133						
SD134						
SD135						
SD136						
SD137						
SD138						
SD139						
SD140						
SD141						
SD142						
SD143						
SD144						
SD145						
SD146						
SD147						
SD148						
SD149						
SD150						
SD151						
SD152						
SD153						
SD154						
SD155						
SD156						
SD157						
SD158						
SD159						
SD160						
SD161						
SD162						
SD163						
SD164						
SD165						
SD166						
SD167						
SD168						
SD169						
SD170						
SD171						
SD172						
SD173						
SD174						
SD175						
SD176						
SD177						
SD178						
SD179						
SD180						
SD181						
SD182						
SD183						
SD184						
SD185						
SD186						
SD187						
SD188						
SD189						
SD190						
SD191						
SD192						
SD193						
SD194						
SD195						
SD196						
SD197						
SD198						
SD199						
SD200						
SD201						
SD202						
SD203						
SD204						
SD205						
SD206						
SD207						
SD208						
SD209						
SD210						
SD211						
SD212						
SD213						
SD214						
SD215						
SD216						
SD217						
SD218						
SD219						
SD220						
SD221						
SD222						
SD223						
SD224						
SD225						
SD226						
SD227						
SD228						
SD229						
SD230						
SD231						
SD232						
SD233						
SD234						
SD235						
SD236						
SD237						
SD238						
SD239						
SD240						
SD241						
SD242						
SD243						
SD244						
SD245						
SD246						
SD247						
SD248						
SD249						
SD250						
SD251						
SD252						
SD253						
SD254						
SD255						
SD256						
SD257						
SD258						
SD259						
SD260						
SD261						
SD262						
SD263						
SD264						
SD265						
SD266						
SD267						
SD268						
SD269						
SD270						
SD271						
SD272						
SD273						
SD274						
SD275						
SD276						
SD277						
SD278						
SD279						
SD280						
SD281						
SD282						
SD283						
SD284						
SD285						
SD286						
SD287						
SD288						
SD289						
SD290						
SD291						
SD292						
SD293						
SD294						
SD295						
SD296						
SD297						
SD298						
SD299						
SD300						
SD301						
SD302						
SD303						
SD304						
SD305						
SD306						
SD307						
SD308						
SD309						
SD310						
SD311						
SD312						
SD313						
SD314						
SD315						
SD316						
SD317						
SD318						
SD319						
SD320						
SD321						
SD32						

()

				()	ACPU D9	CPU
SD16			* (SD0)			
SD17			* 6 가			
SD18			/			
SD19						
SD20						
SD21						
SD22						
SD23						
SD24						
SD25						
SD26						

번호

내 용

SD16

트래버설

번호

내 용

SD17

번호

내 용

SD18

특정명

번호

내 용

SD19

[아스키 코드 구분자]

번호

내 용

SD20

번호

내 용

SD21

특정자수 255()

번호

내 용

SD22

[아스키 코드 구분자]

번호

내 용

SD23

번호

내 용

SD24

[빈 공간]

번호

내 용

SD25

번호

내 용

SD26

번호

내 용

SD16

시간 :ms 단위 00~999,ms

번호

내 용

SD17

시간 :ms 단위 00~65535ms

번호

내 용

SD18

번호

내 용

SD19

번호

내 용

SD20

번호

내 용

SD21

번호

내 용

SD22

[빈 공간]

번호

내 용

SD23

번호

내 용

SD24

번호

내 용

SD25

번호

내 용

SD26

번호

내 용

SD16

번호

내 용

SD17

특정명

번호

내 용

SD18

[아스키 코드 구분자]

번호

내 용

SD19

번호

내 용

SD20

특정자수 * 255()

번호

내 용

SD21

[아스키 코드 구분자]

번호

내 용

SD22

문자수 *

번호

내 용

SD23

블록 No.

번호

내 용

SD24

스텝 No./0명 No.

번호

내 용

SD25

시퀀스 스텝 No.(I)

번호

내 용

SD26

시퀀스 스텝 No.(H)

15 14 ~ 4 3 2 1 0 ← (비트 번호)

0 0 ~ 0 0 비 비

SFC 블록 지정 영역 (1/2)명 (I)

SFC 스텝 지정 영역 (1/2)명 (I)

SFC 0명 지정 영역 (1/2)명 (I)

No. /CHK No.

No. (Q CPU)

번호

내 용

SD16

블록 No.

번호

내 용

SD17

번호

내 용

SD18

번호

내 용

SD19

번호

내 용

SD20

번호

내 용

SD21

[빈 공간]

번호

내 용

SD22

번호

내 용

SD23

번호

내 용

SD24

번호

내 용

SD25

번호

내 용

SD26

번호

내 용

SD16

No.

번호

내 용

SD17

번호

내 용

SD18

번호

내 용

SD19

번호

내 용

SD20

번호

내 용

SD21

[빈 공간]

번호

내 용

SD22

번호

내 용

SD23

번호

내 용

SD24

번호

내 용

SD25

번호

내 용

SD26

번호

내 용

SD16

블록 No.

번호

내 용

SD17

시퀀스 지정 No.

번호

내 용

SD18

시퀀스 지정 No.

번호

내 용

SD19

번호

내 용

SD20

번호

내 용

SD21

[빈 공간]

번호

내 용

SD22

번호

내 용

SD23

번호

내 용

SD24

번호

내 용

SD25

번호

내 용



SD26

S

()

* : - 64

()

				()	ACPU D9	CPU
SD50		No.	No.	U		
SD51		가	가 , 가 ON ON .	S ()		
			 <p>· Q CPU B 가 OFF.</p>			
SD52		가	· SD51 · Q CPU B OFF 가 OFF.	S ()		
SD53	AC DOWN	AC DOWN	· CPU 85% +1 BIN	S ()	D9005	
SD54	MINI		<p>MINI(-S3) $X(n+0)/X(n+20)$, $X(n+6)/(n+26)$, $X(n+7)/(n+27)$ $X(n+8)/(n+28)$ 가 가 ON 가 ON .</p> <p>MINI(-S3) CPU가 ON</p> 	S ()	D9004	QnA
SD60	No.	No.	· 가 가 가 I/O No.가	S ()	D9000	
SD61	No.	No.	· I/O No.가 가 가	S ()	D9002	
SD62	No.	No.	· 가 No.가	S ()	D9009	
SD63			·	S ()	D9124	

*1: No. CPU







1)

SD10	SD11			
8	8	8		
51H	50H	41H	QPA	
51H	50H	47H	QPG	/SFC
51H	43H	44H	QCD	
51H	44H	49H	QDI	
51H	44H	52H	QDR	
51H	44H	53H	QDS	
51H	44H	4CH	QDL	
51H	54H	53H	QTS	(QnA)
51H	54H	4CH	QTP	(QnA)
51H	54H	50H	QTP	(QnA)
51H	54H	52H	QTR	SFC
51H	46H	44H	QFD	







()

				()	ACPU D9	CPU
SD64			OUT F, SET F F가 ON SD64-SD79		D9125	
SD65			ON F 가		D9126	
SD66			RST F OFF F 가 SD64-SD79		D9127	
SD67			F 가		D9128	
SD68			LEDR SD64-SD79 1		D9129	
SD69			(Q3A/Q4ACPU CPU		D9130	
SD70			INDICATOR RESET .)		D9131	
SD71			가 16 17 SD64-SD79		D9132	
SD72			SET SET SET SET SET SET SET SET SET SET F50 F25 F99 F25 F15 F70 F65 F38 F110 F151 F210 LEDR	S ()		
SD73			SD62 0 50 50 50 50 50 50 50 50 50 50 99 ... (계속 참조)			
SD74			SD63 0 1 2 3 2 3 4 5 6 7 8 9 8 ... (계속 참조)			
SD75			SD64 0 50 50 50 50 50 50 50 50 50 50 99			
SD76			SD65 0 0 25 25 99 99 99 99 99 99 99 15			
SD77			SD66 0 0 0 99 0 15 15 15 15 15 15 70			
SD78			SD67 0 0 0 0 0 0 70 70 70 70 70 85			
SD79			SD68 0 0 0 0 0 0 0 85 85 85 85 38			
			SD69 0 0 0 0 0 0 0 0 38 38 38 110			
			SD70 0 0 0 0 0 0 0 0 0 110 110 151			
			SD71 0 0 0 0 0 0 0 0 0 151 151 210			
			SD72 0 0 0 0 0 0 0 0 0 0 210 0			
			SD73 0 0 0 0 0 0 0 0 0 0 0 0			
			SD74 0 0 0 0 0 0 0 0 0 0 0 0			
			SD75 0 0 0 0 0 0 0 0 0 0 0 0			
			SD76 0 0 0 0 0 0 0 0 0 0 0 0			
			SD77 0 0 0 0 0 0 0 0 0 0 0 0			
			SD78 0 0 0 0 0 0 0 0 0 0 0 0			
			SD79 0 0 0 0 0 0 0 0 0 0 0 0			
SD80	CHK	CHK	· CHK 가 BCD	S ()		
SD90			SM90		D9108	
SD91			SM91		D9109	
SD92			SM92		D9110	
SD93			SM93		D9111	
SD94	(SFC		SM94		D9112	
SD95		F	SM95		D9113	
SD96			SM96		D9114	
SD97)		SM97			
SD98			SM98			
SD99			SM99			
SD105	CH1 (RS232)	GPP	K3 : 300bps, K6:600bps, K24:2400bps, K48:4800bps K96:9600bps, K192:19.2kbps, K384:38.4kbps K576:57.6kbps, K1152:115.2kbps	S		
SD120	OFF No.	OFF No.	· OFF가 가 · No.가 · Q .()	S ()		Q CPU



(2)

				()	ACPU D9	CPU
SD200		CPU	CPU 가  <div> :CPU 0:RUN 1:STOP 2:L.CLR OFF B8 - BC가 1 SW1 - SW5 </div>	(S END)		Q CPU
			CPU 가  <div> :CPU 0:RUN 1:STOP 2:L.CLR B4가 A, B5가 B 0 OFF, 1 ON. B8 - B12가 1 SW1 - SW5 B14 - B15가 2 SW1 -SW2 0 OFF, 1 ON. </div>	(S END)		QnA
SD201	LED	CPU - LED	CPU LED가 0, 1, 2  : RUN : BOOT : ERROR : : USER : : BAT.ALARM : MODE : MODE 0: 1: 2:	(S)		Q CPU
			CPU LED가 0, 1, 2  : RUN : BOOT : ERROR : CARD A() : USER : CARD B() : BAT.ALARM :	(S)		QnA
SD202	LED	LED	LED (User Boot 가) 1, 0	U		

()

				()	ACPU D9	CPU
SD203	CPU	CPU	<p>· CPU 가</p>  <div style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p>:CPU 0: RUN 1: STOP - RUN 2: STOP 3: PAUSE :STOP/PAUSE 0: 1: 2: / 3: 4:</p> </div>	(S END)	D9015	
SD207	LED	1~4	<p>· LED ()</p> <p>No.</p>	U	D9038	
SD208		5~8	 <p>SD207=H4321 SD208=H8765 SD209=H00A9</p>		D9039	
SD209		9~10	<p>· “0” , “0” CPU가 ()</p> <p>LED</p>			
SD210		(,)	<p>· SD210 (, 2),</p> <p>BCD</p> 	S/U ()	D9025	
SD211		(,)	<p>· SD211 , BCD</p> 		D9026	
SD212		(,)	<p>· SD212 , BCD</p> 		D9027	
SD213		(,)	<p>· SD213 BCD</p> 		D9028	Q CPU



()

				()	ACPU D9	CPU
SD213		(,)	SD213 BCD 	S/U ()	D9028	QnA
SD220			(16)가			
SD221						
SD222						
SD223						
SD224						
SD225						
SD226						
SD227						
SD240		0: 1:	가	S()		Q CPU
SD241		0: 1~7:	가	S()		
SD242	A/Q	0:QA**B (A) 1:Q**B (Q)		S()		Q CPU
SD243						
SD244						
SD250	I/O	I/O	SM250 OFF ON I/O +1 2 BIN	S(END)		
SD251	I/O No.	I/O No.	I/O I/O 2 BIN .(:100H)	U	D9094	Q2A(S1) Q3A Q4A Q4AR
SD253	RS422 Baud Rate	RS422 Baud Rate	RS422 Baud Rate가 0:9600bps 1:19.2kbps 2:38.4kbps	S ()		QnA
SD254			NET/10			
SD255		I/O No.	NET/10 I/O No.			
SD256		No.	NET/10 No.			
SD257		No.	NET/10 No.			
SD258		No.	NET/10 No.			
SD259			가가 .(1~4)			
SD260~ SD264		2				
SD265~ SD269		3				
SD270~ SD274		4				

()

				()	ACPU D9	CPU
SD280	CC-Link		<p>CC-Link Xn0가 ON 가 ON</p> <p>CC-Link Xn1 XnF가 OFF</p> <p>가 ON</p> <p>CC-Link CPU가 ON</p> <p>I/O No. .</p> <p>(.)</p>	(S)		Q CPU
			<p>CC-Link Xn0가 ON 가 ON</p> <p>CC-Link Xn1 XnF가 OFF</p> <p>가 ON</p> <p>CC-Link CPU가 ON</p> <p>②의 정보 ①의 정보</p>	(S)		QnA
SD290	()	X	. X 가 .	S()		
SD291		Y	. Y 가 .			
SD292		M	. M 가 .			
SD293		L	. L 가 .			
SD294		B	. B 가 .			
SD295		F	. F 가 .			
SD296		SB	. SB 가 .			
SD297		V	. V 가 .			
SD298		S	. S 가 .			
SD299		T	. T 가 .			
SD300		ST	. ST 가 .			
SD301		C	. C 가 .			
SD302		D	. D 가 .			
SD303		W	. W 가 .			
SD304		SW	. SW 가 .			
SD315			<p>GX Developer(GX Developer)</p> <p>Developer,) (GX</p> <p>:1-100ms</p>	U (END)		
SD340	Ethernet		Ethernet .	S()		
SD341		I/O No.	. Ethernet I/O No.			
SD342		No.	. Ethernet No.			
SD343		No.	. Ethernet No.			
SD344		No.	. Ethernet No.			
SD345 ~ SD346			(Q CPU Ethernet IP .)			
SD347			(Q CPU ERRORRD Ethernet .)			

()

				()	ACPU D9	CPU
SD348~ SD354	Ethernet	2	.	S()		Q CPU
SD355~ SD361		3	.			
SD362~ SD368		4	.			
SD340	Ethernet		Ethernet	S()		Qn A
SD341		I/O No.	Ethernet I/O No.			
SD342		No.	Ethernet No.			
SD343		No.	Ethernet No.			
SD344		No.	Ethernet No.			
SD345~ SD346		IP	Ethernet IP			
SD347			Ethernet			
SD348~ SD354		2	.	S()		Q CPU
SD355~ SD361		3	.			
SD362~ SD368		4	.			
SD380	Ethernet			S()		Qn A
SD381		2	.			
SD382		3	.			
SD383		4	.			
SD392				S()	D9060	

(3) /

				()	ACPU D9	CPU
SD412	1	1sec	. PLC CPU RUN 1sec +1 . 0 32767 -32768 0	S()	D9022	QCPU
SD414	2	2n	. 2n n .(30) . 1~32767 가	U		
SD415	2nms	2nms	. 2nms n .(30ms) . 1~32767 가	U		
SD420		1	. CPU RUN 1 +1 . * . 0 32767 -32768 0	S(END)		
SD430		1	. CPU RUN 1 +1 . * . 0 32767 -32768 0	S(END)		

*:

				()	ACPU D9	CPU
SD500	No.		· No.가 BIN	S()		
SD510	No.		· No.가 BIN · SM510 ON	S(END)		
SD520		(1ms)	· (1ms) · 0-65535	S(END)	D9017	
SD521		(1μs)	· (1μs) · 00000-900 () 23.6ms · D520=23 · D521=600	S(END)		
SD522		(1ms)	· 1 · 0-65535	S(END)		
SD523		(1μs)	· 1 · 000-900			
SD524		(1ms)	· (1ms) · 0-65535	S(END)	D9018	
SD525		(1μs)	· (1μs) · 000-900	S(END)		
SD526		(1ms)	· 1 · 0-65535	S(END)	D9019	
SD527		(1μs)	· 1 · 000-900			
SD528		(1ms)	· (1ms)	S(END)		
SD529		(1μs)	· (1μs) · 000-900			
SD532		(1ms)	· (1ms) · 0-65535	S(END)		
SD533		(1μs)	· (1μs) · 000-900			
SD534		(1ms)	· 1 · (1ms) · 0-65535	S(END)		
SD535		(1μs)	· 1 · (1μs) · 000-900			
SD540	END	END (1ms)	· (1ms) · 0-65535	S(END)		
SD541		END (1μs)	· (1μs) · 000-900			
SD542		(1ms)	· (1ms) · 0~65535	S(END)		
SD543		(1μs)	· (1μs) · 000-900			
SD544		(1ms)	· (1ms) · 0~65535 · 1 0	S(END)		
SD545		(1μs)	· (1μs) · 000-900 · 1 0			
SD546		(1ms)	· 1 (1ms) · 0~65535	S(END)		
SD547		(1μs)	· 1 (1μs) · 000-900			

()

				()	ACPU D9	CPU
SD548		(1ms)	・ 1 ・ 0~65535 ・	S(END)		
SD549		(1μs)	・ 1 ・ 000-900 ・			
SD550		No.	・ I/O ・	U		
SD551		(1ms)	・ SM551 ON SD550 ・ (1ms) ・ 0~65535	S()		
SD552		(1μs)	・ SM551 ON SD550 ・ (100μs) ・ 000-900			

(5)

				()	ACPU D9	CPU																	
SD600	A	A	<div><div>A</div><div><div><div>BF</div><div>BE</div><div>BD</div><div>BC</div><div>BB</div><div>BA</div><div>00</div></div><div><div>00</div><div>01</div><div>02</div><div>03</div><div>04</div><div>05</div><div>06</div><div>07</div><div>08</div><div>09</div><div>0A</div><div>0B</div><div>0C</div><div>0D</div><div>0E</div><div>0F</div></div></div><div><div>드라이브 1</div><div>RAM 종류</div><div>0: 없음</div><div>1: SRAM</div></div><div><div>드라이브 2</div><div>ROM 종류</div><div>0: 없음</div><div>1: SRAM</div><div>2: ATA FLASH</div><div>3: FLASH ROM</div></div></div> <div><div>A</div><div><div>BF</div><div>BE</div><div>BD</div><div>BC</div><div>BB</div><div>BA</div><div>00</div></div><div><div>00</div><div>01</div><div>02</div><div>03</div><div>04</div><div>05</div><div>06</div><div>07</div><div>08</div><div>09</div><div>0A</div><div>0B</div><div>0C</div><div>0D</div><div>0E</div><div>0F</div></div></div> <div><div>드라이브 1</div><div>(RAM) 종류</div><div>0: 없음</div><div>1: SRAM</div></div> <div><div>드라이브 2</div><div>ROM 종류</div><div>0: 없음</div><div>2: EEPROM</div><div>3: FLASH ROM</div></div> <div><div>S()</div><div></div><div></div></div>	SD602	1(RAM)	1	1	1k	<div><div>S()</div><div></div><div></div></div> <div><div>S()</div><div></div><div></div></div>	SD603	2(RAM)	2	2	1k	<div><div>S()</div><div></div><div></div></div> <div><div>S()</div><div></div><div></div></div>	SD604	A	A	<div><div>A</div><div>(ON)</div><div><div><div>B0: 부트 옵션 (GBT)</div><div>B1: 그래픽카드 (GPA)</div><div>B2: 디바이스 옵션 (GCD)</div><div>B3: 디바이스 초기값 (GDI)</div><div>B4: 로컬 캐시스터 R (GDR)</div><div>B5: 프레임 (GTS)</div><div>B6:</div><div>B7:</div></div><div><div>B8:</div><div>B9: CPU 교차점 (GFD)</div><div>B10: SFC 프레임 (GTS)</div><div>B11: 로컬 디바이스 (GDL)</div><div>B12:</div><div>B13:</div><div>B14:</div><div>B15:</div></div></div></div> <div><div>A</div><div>(ON)</div><div><div><div>B0: 부트 옵션 (GBT)</div><div>B1: 그래픽카드 (GPA)</div><div>B2: 디바이스 옵션 (GCD)</div><div>B3: 디바이스 초기값 (GDI)</div><div>B4: 로컬 캐시스터 R (GDR)</div><div>B5: 프레임 (GTS)</div><div>B6: 스테이더스 레지 (GTL)</div><div>B7: 프로그램 프레임 (GTF)</div></div><div><div>B8: 시뮬레이션 데이터 (GDS)</div><div>B9: CPU 교차점 (GFD)</div><div>B10: SFC 프레임 (GTS)</div><div>B11: 로컬 디바이스 (GDL)</div><div>B12:</div><div>B13:</div><div>B14:</div><div>B15:</div></div></div></div> <div><div>S ()</div><div></div><div></div></div> <div><div>S ()</div><div></div><div></div></div>	SD605	B	B	<div><div>B</div><div><div>BF</div><div>BE</div><div>BD</div><div>BC</div><div>BB</div><div>BA</div><div>00</div></div><div><div>00</div><div>01</div><div>02</div><div>03</div><div>04</div><div>05</div><div>06</div><div>07</div><div>08</div><div>09</div><div>0A</div><div>0B</div><div>0C</div><div>0D</div><div>0E</div><div>0F</div></div></div> <div><div>드라이브 3</div><div>(RAM) 종류</div><div>0: 없음</div><div>1: SRAM</div></div> <div><div>드라이브 4</div><div>(ROM) 종류</div><div>0: 없음</div><div>1: SRAM</div><div>2: EEPROM</div><div>3: FLASH ROM</div></div> <div><div>4</div><div>ROM</div><div>"3"</div></div> <div><div>S()</div><div></div><div></div></div>

()

				()	ACPU D9	CPU
SD620	B	B	<div>B</div> <div><div>B15 B8 B7 B6 B5 B4 B3 B2</div><div>B15 B8 B7 B6 B5 B4 B3 B2</div><div>드라이브 1 [RAM]종류 0:없음 1:SRAM</div><div>드라이브 2 [ROM]종류 0:없음 2:EEPROM 3:FLASH ROM</div></div>	S()		Q2A(S1) Q3Q Q4A Q4AR
SD622	3 (RAM)	3	<div>3 1k (64k RAM "64" .)</div>	S()		QCPU
			<div>3 1k</div>	S()		Q2A(S1) Q3Q Q4A Q4AR
SD623	4 (RAM)	4	<div>4 1k</div>	S()		QCPU
			<div>4 1k</div>	S()		Q2A(S1) Q3Q Q4A Q4AR
SD624	3/4	3/4	<div>3/4 (ON)</div> <div><div>B0:부트 옵션 (OBT) B1:필라미터 (QPA) B2:디바이스 코덱스 (QCD) B3:디바이스 초기값 (QDI) B4:필라 레지스터 (RQDR) B5:선택형 플래시 (QTS) B6:스태이션스 레지 (QTL) B7:프로그램 플래시 (QTP)</div><div>B8: B9:CPU 고장 정보 (QFD) B10:SFC 플래시 (QTS) B11:로컬 디바이스 (QDL) B12: B13: B14: B15:</div></div>	S()		QCPU
	B	B	<div>3/4 (ON)</div> <div><div>B0:부트 옵션 (OBT) B1:필라미터 (QPA) B2:디바이스 코덱스 (QCD) B3:디바이스 초기값 (QDI) B4:필라 레지스터 (RQDR) B5:선택형 플래시 (QTS) B6:스태이션스 레지 (QTL) B7:프로그램 플래시 (QTP)</div><div>B8:시뮬레이션 데이터 (QDS) B9:CPU 고장 정보 (QFD) B10:SFC 플래시 (QTS) B11:로컬 디바이스 (QDL) B12: B13: B14: B15:</div></div>	S()		Q2A(S1) Q3Q Q4A Q4AR
SD640				S()		
SD641			<div>QDRSET</div>	S()		
SD642			<div>()</div>			
SD643			<div>B15 B8 B7 B0</div> <div><div>SD641 2 문자열 1 문자열</div><div>SD642 4 문자열 3 문자열</div><div>SD643 6 문자열 5 문자열</div><div>SD644 8 문자열 7 문자열</div><div>SD645 확장자 1 문자열 2(H/L)</div><div>SD646 확장자 3 문자열 확장자 2 문자열</div></div>			
S644						
SD645						
SD646						
SD647			<div>1k</div>	S()		
SD648	No.	No.	<div>No.</div>	S()	D9035	
SD649			<div>QCDSET</div>	S()		

()

				()	ACPU D9	CPU																																									
SD651			· QCDSET (
SD652)																																												
SD653			<table><tr><td>B15</td><td>~</td><td>B8</td><td>B7</td><td>~</td><td>B0</td></tr><tr><td>SD651</td><td>2문자</td><td></td><td></td><td>1문자</td><td></td></tr><tr><td>SD652</td><td>4문자</td><td></td><td></td><td>3문자</td><td></td></tr><tr><td>SD653</td><td>6문자</td><td></td><td></td><td>5문자</td><td></td></tr><tr><td>SD654</td><td>8문자</td><td></td><td></td><td>7문자</td><td></td></tr><tr><td>SD655</td><td>확장자 1문자</td><td></td><td></td><td>2BHL</td><td></td></tr><tr><td>SD656</td><td>확장자 3문자</td><td></td><td></td><td>확장자 2문자</td><td></td></tr></table>	B15	~	B8	B7	~	B0	SD651	2문자			1문자		SD652	4문자			3문자		SD653	6문자			5문자		SD654	8문자			7문자		SD655	확장자 1문자			2BHL		SD656	확장자 3문자			확장자 2문자		S()	
B15	~	B8	B7	~	B0																																										
SD651	2문자			1문자																																											
SD652	4문자			3문자																																											
SD653	6문자			5문자																																											
SD654	8문자			7문자																																											
SD655	확장자 1문자			2BHL																																											
SD656	확장자 3문자			확장자 2문자																																											
SD660			· (*.QBT)		S()																																										
SD661			· (*.QBT)																																												
SD662			<table><tr><td>B15</td><td>~</td><td>B8</td><td>B7</td><td>~</td><td>B0</td></tr><tr><td>SD661</td><td>2문자</td><td></td><td></td><td>1문자</td><td></td></tr><tr><td>SD662</td><td>4문자</td><td></td><td></td><td>3문자</td><td></td></tr><tr><td>SD663</td><td>6문자</td><td></td><td></td><td>5문자</td><td></td></tr><tr><td>SD664</td><td>8문자</td><td></td><td></td><td>7문자</td><td></td></tr><tr><td>SD665</td><td>확장자 1문자</td><td></td><td></td><td>2BHL</td><td></td></tr><tr><td>SD666</td><td>확장자 3문자</td><td></td><td></td><td>확장자 2문자</td><td></td></tr></table>	B15	~	B8	B7	~	B0	SD661	2문자			1문자		SD662	4문자			3문자		SD663	6문자			5문자		SD664	8문자			7문자		SD665	확장자 1문자			2BHL		SD666	확장자 3문자			확장자 2문자		S()	
B15	~	B8	B7	~	B0																																										
SD661	2문자			1문자																																											
SD662	4문자			3문자																																											
SD663	6문자			5문자																																											
SD664	8문자			7문자																																											
SD665	확장자 1문자			2BHL																																											
SD666	확장자 3문자			확장자 2문자																																											
SD663																																															
SD664																																															
SD665																																															
SD666																																															

(6)

				()	ACPU D9	CPU																				
SD705			· SM705 ON SD705(SD705, SD706)	U																						
SD706																										
SD714		0~32	· AJ71PT32-S3	S()	D9081	QnA																				
SD715	IMASK		· IMASK <div><table><tr><td></td><td>B15</td><td></td><td>B11</td><td>B0</td></tr><tr><td>SD715</td><td>115</td><td>~</td><td>11</td><td>10</td></tr><tr><td>SD716</td><td>131</td><td>~</td><td>117</td><td>116</td></tr><tr><td>SD717</td><td>147</td><td>~</td><td>133</td><td>132</td></tr></table></div>		B15		B11	B0	SD715	115	~	11	10	SD716	131	~	117	116	SD717	147	~	133	132	S()		
				B15		B11	B0																			
SD715				115	~	11	10																			
SD716				131	~	117	116																			
SD717	147	~	133	132																						
SD716																										
SD717																										
SD718																										
SD719	(accumula- tor)	(accumulator)	· A (accumulator)	S/U																						
SD720	PLOAD No.	PLOAD No.	PLOAD No. :1~124	U		Q CPU																				
SD730	CC-Link	0~32	· A(1S)J61QBT61	S()		QnA																				
SD736	PKEY	PKEY	· PKEY SD.	S()																						

()

				()	ACPU D9	CPU																									
SD738			· MSG	S()																											
SD739																															
SD740																															
SD741																															
SD742																															
SD743																															
SD744																															
SD745																															
SD746																															
SD747																															
SD748																															
SD749																															
SD750																															
SD751																															
SD752																															
SD753																															
SD754																															
SD755																															
SD756																															
SD757																															
SD758																															
SD759																															
SD760																															
SD761																															
SD762																															
SD763																															
SD764																															
SD765																															
SD766																															
SD767																															
SD768																															
SD769																															
SD774 ~ SD775	PID	0: 1:	PID <table><tr><td></td><td>b15</td><td></td><td>b1</td><td>b0</td></tr><tr><td>SD774</td><td>루트 16</td><td>~</td><td>루트 2</td><td>루트 1</td></tr><tr><td>SD775</td><td>루트 32</td><td>~</td><td>루트 18</td><td>루트 17</td></tr></table>		b15		b1	b0	SD774	루트 16	~	루트 2	루트 1	SD775	루트 32	~	루트 18	루트 17	U		Q CPU										
	b15		b1	b0																											
SD774	루트 16	~	루트 2	루트 1																											
SD775	루트 32	~	루트 18	루트 17																											
SD780	CC-Link	0~32	· CC-Link	U		QnA																									
SD781 ~ SD793	IMASK		· IMASK <table><tr><td></td><td>B15</td><td></td><td>B11</td><td>B0</td></tr><tr><td>SD781</td><td>163</td><td>~</td><td>159</td><td>148</td></tr><tr><td>SD782</td><td>179</td><td>~</td><td>165</td><td>164</td></tr><tr><td></td><td colspan="4">~</td></tr><tr><td>SD793</td><td>1255</td><td>~</td><td>1241</td><td>1240</td></tr></table>		B15		B11	B0	SD781	163	~	159	148	SD782	179	~	165	164		~				SD793	1255	~	1241	1240	S()		Q CPU
	B15		B11	B0																											
SD781	163	~	159	148																											
SD782	179	~	165	164																											
	~																														
SD793	1255	~	1241	1240																											

특수 릴레이 일람

(7) 진단 정보

번 호	명 칭	내 용	자세한 내용	설정축 (설정시기)	대응 ACPU M9□□□	대응 CPU
SD806	스테이터스 래치 파일명	스테이터스 래치 파일명	· 스테이터스 래치를 실행하였을 때의 파일명(확장자 포함)을 아스키 코드로 저장한다.	S(실행시)	신규	
SD807						
SD808						
SD809						
SD810						
SD811						
SD812	스테이터스 래치 스텝		· 스테이터스 래치를 실행하였을 때의 스텝 No.를 아스키 코드로 저장한다.	S(실행시)	D9055 변형	QnA
SD813						
SD814						
SD815						
SD816						

SD806

SD807

SD808

SD809

SD810

SD811

B15	~	B8	B7	~	B0
2문자패			1문자패		
4문자패			3문자패		
6문자패			5문자패		
8문자패			7문자패		
확장자 1문자패			2[HL]		
확장자 3문자패			확장자 2문자패		

SD812

SD813

SD814

SD815

SD816

패턴·							
블록 No.							
스텝 No./이행 No.							
시퀀스 스텝 No.[L]							
시퀀스 스텝 No.[H]							

* 패턴 데이터의 내용

15	14	~	4	3	2	1	0	←[비트 번호]
0	0	~	0	0	*	*	*	

(미사용)

SFC 블록 지정 있음 (1)/없음 (0)

SFC 스텝 지정 있음 (1)/없음 (0)

SFC 이행 지정 있음 (1)/없음 (0)

(8) 래치 영역

번 호	명 칭	내 용	자세한 내용	설정축 (설정시기)	대응 ACPU M9□□□	대응 CPU																																																
SD900	전원 단절 드라이브	전원 단절 시 액세스 파일의 드라이브 번호	· 전원 단절 시에 액세스 중인 파일이 있으면 드라이브 번호를 저장한다.	S (상태변화)	신규																																																	
SD901	전원 단절 시의 파일명	전원 단절 시의 액세스 파일명	· 전원 단절 시에 액세스 중인 파일이 있으면 파일명(확장자 포 합)을 아스키 코드로 저장한다. <div>B15 ~ B8 B7 ~ B0</div> <table><tr><td>SD901</td><td>2문자패</td><td>1문자패</td></tr><tr><td>SD902</td><td>4문자패</td><td>3문자패</td></tr><tr><td>SD903</td><td>6문자패</td><td>5문자패</td></tr><tr><td>SD904</td><td>8문자패</td><td>7문자패</td></tr><tr><td>SD905</td><td>확장자 1문자패</td><td>2[HL]</td></tr><tr><td>SD906</td><td>확장자 3문자패</td><td>확장자 2문자패</td></tr></table>	SD901	2문자패		1문자패	SD902	4문자패	3문자패	SD903	6문자패	5문자패	SD904	8문자패	7문자패	SD905	확장자 1문자패	2[HL]	SD906	확장자 3문자패	확장자 2문자패	S (상태변화)	신규																														
SD901			2문자패	1문자패																																																		
SD902			4문자패	3문자패																																																		
SD903			6문자패	5문자패																																																		
SD904			8문자패	7문자패																																																		
SD905			확장자 1문자패	2[HL]																																																		
SD906	확장자 3문자패	확장자 2문자패																																																				
SD902																																																						
SD903																																																						
SD904																																																						
SD905																																																						
SD906																																																						
SD910	RKEY 입력	RKEY 입력	· PU의 키보드를 누른 순서대로 저장한다. <div>B15 ~ B8 B7 ~ B0</div> <table><tr><td>SD910</td><td>2문자패</td><td>1문자패</td></tr><tr><td>SD911</td><td>4문자패</td><td>3문자패</td></tr><tr><td>SD912</td><td>6문자패</td><td>5문자패</td></tr><tr><td>SD913</td><td>8문자패</td><td>7문자패</td></tr><tr><td>SD914</td><td>10문자패</td><td>9문자패</td></tr><tr><td>SD915</td><td>12문자패</td><td>11문자패</td></tr><tr><td>SD916</td><td>14문자패</td><td>13문자패</td></tr><tr><td>SD917</td><td>16문자패</td><td>15문자패</td></tr><tr><td>SD918</td><td>18문자패</td><td>17문자패</td></tr><tr><td>SD919</td><td>20문자패</td><td>19문자패</td></tr><tr><td>SD920</td><td>22문자패</td><td>21문자패</td></tr><tr><td>SD921</td><td>24문자패</td><td>23문자패</td></tr><tr><td>SD922</td><td>26문자패</td><td>25문자패</td></tr><tr><td>SD923</td><td>28문자패</td><td>27문자패</td></tr><tr><td>SD924</td><td>30문자패</td><td>29문자패</td></tr><tr><td>SD925</td><td>32문자패</td><td>31문자패</td></tr></table>	SD910	2문자패	1문자패	SD911	4문자패	3문자패	SD912	6문자패	5문자패	SD913	8문자패	7문자패	SD914	10문자패	9문자패	SD915	12문자패	11문자패	SD916	14문자패	13문자패	SD917	16문자패	15문자패	SD918	18문자패	17문자패	SD919	20문자패	19문자패	SD920	22문자패	21문자패	SD921	24문자패	23문자패	SD922	26문자패	25문자패	SD923	28문자패	27문자패	SD924	30문자패	29문자패	SD925	32문자패	31문자패	S (미실행)	신규	QnA
SD910			2문자패	1문자패																																																		
SD911			4문자패	3문자패																																																		
SD912			6문자패	5문자패																																																		
SD913			8문자패	7문자패																																																		
SD914			10문자패	9문자패																																																		
SD915			12문자패	11문자패																																																		
SD916			14문자패	13문자패																																																		
SD917			16문자패	15문자패																																																		
SD918			18문자패	17문자패																																																		
SD919			20문자패	19문자패																																																		
SD920			22문자패	21문자패																																																		
SD921			24문자패	23문자패																																																		
SD922			26문자패	25문자패																																																		
SD923			28문자패	27문자패																																																		
SD924			30문자패	29문자패																																																		
SD925	32문자패	31문자패																																																				
SD911																																																						
SD912																																																						
SD913																																																						
SD914																																																						
SD915																																																						
SD916																																																						
SD917																																																						
SD918																																																						
SD919																																																						
SD920																																																						
SD921																																																						
SD922																																																						
SD923																																																						
SD924																																																						
SD925																																																						

(9) A Q/QnA
ACPU

D9000-D9255가 A Q/QnA
SD1000-SD1255
가

ON/OFF
가

Q/QnA

D9200-D9255

가

SD1200-SD1255

가

ACPU

CPU

MELSECNET, MELSECNET/B



가

Q/QnACPU



Q/QnACPU

ACPU						CPU																																								
D9000	SD1000	-		No.	가 16 (:Y50-6F) . . . 16 "50" 16 (SD1100-SD1107 0 .) I/O																																									
D9001	SD1001	-		No.	가 No. No. No. <table><tr><td colspan="2">A0J2 I/O</td><td colspan="2"></td></tr><tr><td></td><td></td><td>No.</td><td></td></tr><tr><td>0</td><td>1</td><td>0</td><td>5</td></tr><tr><td>1</td><td>2</td><td>1</td><td>6</td></tr><tr><td>2</td><td>3</td><td>2</td><td>7</td></tr><tr><td>3</td><td>4</td><td>3</td><td>8</td></tr><tr><td>4</td><td>5</td><td></td><td></td></tr><tr><td>5</td><td>6</td><td></td><td></td></tr><tr><td>6</td><td>7</td><td></td><td></td></tr><tr><td>7</td><td>8</td><td></td><td></td></tr></table> I/O (/10H)+1	A0J2 I/O						No.		0	1	0	5	1	2	1	6	2	3	2	7	3	4	3	8	4	5			5	6			6	7			7	8			
A0J2 I/O																																														
		No.																																												
0	1	0	5																																											
1	2	1	6																																											
2	3	2	7																																											
3	4	3	8																																											
4	5																																													
5	6																																													
6	7																																													
7	8																																													

()

ACPU						CPU
D9002	SD1002	-		No.	가 SD1000) 가 16 (16	
D9004	SD1004	-	MINI		<p>A(1S)J71PT32(S3) MINI(S3)</p>	QnA
D9005	SD1005	-	AC DOWN	AC DOWN	CPU 85% +1 BIN	
D9008	SD1008	SD0			가 가 BIN	
D9009	SD1009	SD62		F	<p>OUT F, SET F F0-2047 가 ON ON F 가 가 F 가 BIN</p> <p>SD62 RST F, LEDR 가 F 가 SD62 가 SD62</p> <p>OUT F, SET F F0-2047 가 ON ON F 가 가 F 가 BIN</p> <p>SD62 RST F, LEDR CPU INDICATOR RESET ON 가 F 가 SD62 가 SD62</p>	
D9010	SD1010			가	가 가 BIN SD1010	
D9011	SD1011			가	가 가 BIN OFF ON SD1011 SM1011 SD1011	
9014	SD1014				0. 1. 2.	



()

ACPU						CPU
D9015	SD1015	SD203	CPU	CPU	<p>· SD203 CPU 가</p>	
D9016	SD1016			0: (ROM) 1: (RAM) 2: (RAM) 3: (RAM) 4: (RAM) 5: (ROM) 6: (ROM) 7: (ROM) 8: (E2PROM) 9: (E ² PROM) A: (E ² PROM) B: (E ² PROM)	0 - B BI	
D9017	SD1017	SD520		(10ms)	· END SD520 SD520 BIN	
D9018	SD1018	SD524		(10ms)	· END BIN	
D9019	SD1019	SD526		(10ms)	· END SD526 SD526 BIN	
D9020	SD1020			10ms 가	10ms 0 : 1-200 : X 10ms	
D9021	SD1021	-		(10ms)	· END BIN	

()

ACPU						CPU															
D9022	SD1022	SD412	1	1	· PLC CPU RUN 1s +1 · 0 32676 -32768 0	<div>예) 87년, 7월 H8707</div> <div>예) 31월, 10일 H3110</div> <div>예) 35분, 48초 H3548</div> <div>예) 35분 변경시 "H"를 설정한다.</div> <table><tr><th>요목</th></tr><tr><td>3</td><td>일</td></tr><tr><td>1</td><td>월</td></tr><tr><td>2</td><td>원</td></tr><tr><td>3</td><td>수</td></tr><tr><td>4</td><td>목</td></tr><tr><td>5</td><td>금</td></tr><tr><td>6</td><td>토</td></tr></table>	요목	3	일	1	월	2	원	3	수	4	목	5	금	6	토
요목																					
3	일																				
1	월																				
2	원																				
3	수																				
4	목																				
5	금																				
6	토																				
D9025	SD1025	-		(,)	· SD1025 (, 2), BCD <div><div>015012001010001040300</div><div>년월</div></div>																
D9026	SD1026	-		(,)	· SD1026 BCD <div><div>015012001010001040300</div><div>일시</div></div>																
D9027	SD1027	-		(,)	· SD1027 BCD <div><div>015012001010001040300</div><div>분초</div></div>																
D9028	SD1028	-		(,)	· SD1028 BCD <div><div>015012001010001040300</div><div>예) 35분</div></div>																
D9035	SD1035	SD648		No.	· No.가 BIN																
D9036	SD1036	<div></div>			· SD1036, SD1037 2 BIN No. No.1 R0																
D9037	SD1037				<div><div>SD1036, SD1037 [비어있는 No./BIN값]</div><div>특정 파일 레지스터 번호 목록 No.1 의 영역 번호 No.2 의 영역</div></div>																
D9038	SD1038	SD207	LED	1~4	· "ERROR" LED () No.																
D9039	SD1039	SD208		5~7	<div><div>b15 ~ b12 b11 ~ b8 b7 ~ b4 b3 ~ b0</div><div>SD207 우선순위 4 우선순위 3 우선순위 2 우선순위 1</div><div>SD208 우선순위 7 우선순위 6 우선순위 5</div></div>																

()

ACPU						CPU
D9044	SD1044				SM803 ON/OFF STRAR STRAR SD1044 -----0 ----- (10ms) SD1044 BIN	
D9049	SD1049		SFC	SFC	SFC No. BIN No.1 16k SM320 OFF "0"	
D9050	SD1050		SFC	SFC	SFC BIN 0 : 80 :SFC 81 :SFC 82 : 83 : 84 :SFC	
D9051	SD1051			가	SFC 가 BIN 83	
D9052	SD1052			가	SFC 84가 BIN 80, 81, 82가 "0" 83	
D9053	SD1053			가	SFC 84가 BIN 80, 81, 82, 83 "0"	
D9054	SD1054			가	SFC 84가 가 가 BIN	
D9055	SD1055	SD812	No.	No.	No. No. BIN SFC 	
D9060	SD1060	SD392			(QnA) ) 가	QnA
D9072	SD1072		PC		/	
D9081	SD1081	SD714		0~32	A(1S)J71PT32-S3 A2C, A52G	QnA

()

ACPU						CPU
D9085	SD1085			1S-65535S	· MELSECNET/10 (ZNRD, ZNWR) · : 1S-65535S(1-65535) · : S · :10S(0 10S)	
D9090	SD1090		INPUT No.			
D9091	SD1091				가	
D9094	SD1094	SD251	I/O	I/O	· I/O I/O 2 BIN) X2F0 H2F	
D9100	SD1100				· 가 (16)가	
D9101	SD1101				· (15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
D9102	SD1102				SD1100 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0	
D9103	SD1103			16	SD1101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
D9014	SD1104				SD1102 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
D9015	SD1105				· I/O	
D9016	SD1106				· (
D9017	SD1107				·)	
D9108	SD1108				ON F	
D9109	SD1109				b15 ~ b8 b7 ~ b0	
D9110	SD1110				타이머 (시간 설정) (1-255sec/1sec 단위)	
D9111	SD1111			F	F번호의 설정	
D9112	SD1112				(SM1108-SM1114 ON 가	
D9113	SD1113				(F)가 ON .)	
D9114	SD1114					
D9116	SD1116				· (16)가	
D9117	SD1117				가	
D9118	SD1118				15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
D9119	SD1119			16	SD1116 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
D9120	SD1120				SD1117 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
D9121	SD1121				SD1118 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
D9122	SD1122				· I/O	
D9123	SD1123				· (
					·)	

(10)QnA

ACPU						CPU
D9200	SD1200	-	ZNRD (ACPU: LRDP)	0: 2:ZNRD 3: 4: ZNRD 가	ZNRD() · ZNRD ZNRD , , · · ZNRD 가..... I/O	QnA
D9201	SD1201	-	ZNWR (ACPU: LWTP)	0: 2:ZNWR 3: 4: ZNWR 가	ZNWR () · ZNWR ZNWR , , · · ZNWR 가..... I/O	
D9202	SD1202	-		1-16	(MELSECNET MELSECNET) 가 · MELSECNET 가 “ 1” · MELSECNET “ 0”	
D9203	SD1203	-		17-32	SD1224 - SD1227 SD1228 - SD1231 OR 가 0 가 · ()	
D9204	SD1204	-		0: 1: 2: / 3: 4: 5: 가		

()

ACPU						CPU																																																																																					
D9204	SD1204	-		0: 1: 2: / 3: 4: 5: 가	<div><div><div>테스터 블록</div><div>1호기</div><div>2호기</div><div>3호기</div><div>...</div><div>n호기</div></div><div>동 방향 루프 백</div></div> <div><div><div>테스터 블록</div><div>1호기</div><div>2호기</div><div>3호기</div><div>...</div><div>n호기</div></div><div>부 방향 루프 백</div></div>																																																																																						
D9205	SD1205	-			I/O																																																																																						
D9206	SD1206	-			<div><div><div>테스터 블록</div><div>1호기</div><div>2호기</div><div>3호기</div><div>...</div><div>n호기</div></div><div>동 방향 루프 백</div></div> <div><div><div>테스터 블록</div><div>1호기</div><div>2호기</div><div>3호기</div><div>...</div><div>n호기</div></div><div>부 방향 루프 백</div></div> <div>SD1205 "1", SD1206 "3" 가 () 가 SD1205, SD1206 "0"</div>																																																																																						
D9210	SD1210	-			() "FFFFH" "0"		QnA																																																																																				
D9211	SD1211	-			"FFFFH" "0"																																																																																						
D9212	SD1212	-		1~16																																																																																							
D9213	SD1213	-		17~32	<table><tr><th>다중주소 번호</th><th>b15</th><th>b14</th><th>b13</th><th>b12</th><th>b11</th><th>b10</th><th>b9</th><th>b8</th><th>b7</th><th>b6</th><th>b5</th><th>b4</th><th>b3</th><th>b2</th><th>b1</th><th>b0</th></tr><tr><td>SD1212</td><td>L15</td><td>L15</td><td>L14</td><td>L13</td><td>L12</td><td>L11</td><td>L10</td><td>L9</td><td>L8</td><td>L7</td><td>L6</td><td>L5</td><td>L4</td><td>L3</td><td>L2</td><td>L1</td></tr><tr><td>SD1213</td><td>L32</td><td>L31</td><td>L30</td><td>L29</td><td>L28</td><td>L27</td><td>L26</td><td>L25</td><td>L24</td><td>L23</td><td>L22</td><td>L21</td><td>L20</td><td>L19</td><td>L18</td><td>L17</td></tr><tr><td>SD1214</td><td>L48</td><td>L47</td><td>L46</td><td>L45</td><td>L44</td><td>L43</td><td>L42</td><td>L41</td><td>L40</td><td>L39</td><td>L38</td><td>L37</td><td>L36</td><td>L35</td><td>L34</td><td>L33</td></tr><tr><td>SD1215</td><td>L64</td><td>L63</td><td>L62</td><td>L61</td><td>L60</td><td>L59</td><td>L58</td><td>L57</td><td>L56</td><td>L55</td><td>L54</td><td>L53</td><td>L52</td><td>L51</td><td>L50</td><td>L49</td></tr></table>	다중주소 번호	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	SD1212	L15	L15	L14	L13	L12	L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1	SD1213	L32	L31	L30	L29	L28	L27	L26	L25	L24	L23	L22	L21	L20	L19	L18	L17	SD1214	L48	L47	L46	L45	L44	L43	L42	L41	L40	L39	L38	L37	L36	L35	L34	L33	SD1215	L64	L63	L62	L61	L60	L59	L58	L57	L56	L55	L54	L53	L52	L51	L50	L49	
다중주소 번호	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0																																																																											
SD1212	L15	L15	L14	L13	L12	L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1																																																																											
SD1213	L32	L31	L30	L29	L28	L27	L26	L25	L24	L23	L22	L21	L20	L19	L18	L17																																																																											
SD1214	L48	L47	L46	L45	L44	L43	L42	L41	L40	L39	L38	L37	L36	L35	L34	L33																																																																											
SD1215	L64	L63	L62	L61	L60	L59	L58	L57	L56	L55	L54	L53	L52	L51	L50	L49																																																																											
D9214	SD1214	-		33~48																																																																																							
D9215	SD1215	-		49~64	"1")7 가 SD1212 6 "1" SD1212 "64(40H)"가																																																																																						
D9216	SD1216	-		1~16																																																																																							
D9217	SD1217	-		17~32	<table><tr><th>다중주소 번호</th><th>b15</th><th>b14</th><th>b13</th><th>b12</th><th>b11</th><th>b10</th><th>b9</th><th>b8</th><th>b7</th><th>b6</th><th>b5</th><th>b4</th><th>b3</th><th>b2</th><th>b1</th><th>b0</th></tr><tr><td>SD1216</td><td>L16</td><td>L15</td><td>L14</td><td>L13</td><td>L12</td><td>L11</td><td>L10</td><td>L9</td><td>L8</td><td>L7</td><td>L6</td><td>L5</td><td>L4</td><td>L3</td><td>L2</td><td>L1</td></tr><tr><td>SD1217</td><td>L32</td><td>L31</td><td>L30</td><td>L29</td><td>L28</td><td>L27</td><td>L26</td><td>L25</td><td>L24</td><td>L23</td><td>L22</td><td>L21</td><td>L20</td><td>L19</td><td>L18</td><td>L17</td></tr><tr><td>SD1218</td><td>L48</td><td>L47</td><td>L46</td><td>L45</td><td>L44</td><td>L43</td><td>L42</td><td>L41</td><td>L40</td><td>L39</td><td>L38</td><td>L37</td><td>L36</td><td>L35</td><td>L34</td><td>L33</td></tr><tr><td>SD1219</td><td>L64</td><td>L63</td><td>L62</td><td>L61</td><td>L60</td><td>L59</td><td>L58</td><td>L57</td><td>L56</td><td>L55</td><td>L54</td><td>L53</td><td>L52</td><td>L51</td><td>L50</td><td>L49</td></tr></table>	다중주소 번호	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	SD1216	L16	L15	L14	L13	L12	L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1	SD1217	L32	L31	L30	L29	L28	L27	L26	L25	L24	L23	L22	L21	L20	L19	L18	L17	SD1218	L48	L47	L46	L45	L44	L43	L42	L41	L40	L39	L38	L37	L36	L35	L34	L33	SD1219	L64	L63	L62	L61	L60	L59	L58	L57	L56	L55	L54	L53	L52	L51	L50	L49	
다중주소 번호	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0																																																																											
SD1216	L16	L15	L14	L13	L12	L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1																																																																											
SD1217	L32	L31	L30	L29	L28	L27	L26	L25	L24	L23	L22	L21	L20	L19	L18	L17																																																																											
SD1218	L48	L47	L46	L45	L44	L43	L42	L41	L40	L39	L38	L37	L36	L35	L34	L33																																																																											
SD1219	L64	L63	L62	L61	L60	L59	L58	L57	L56	L55	L54	L53	L52	L51	L50	L49																																																																											
D9218	SD1218	-		33~48																																																																																							
D9219	SD1219	-		49~64	"1")6 12 가 SD1216 5 11 "1" SD1216 "2080(820H)"가																																																																																						

QnA

()

ACPU						CPU																																																																																					
D9220	SD1220	-	I/O	1~16	3 가 I/O 2	<table><tr><th>입출력소 번호</th><th>b15</th><th>b14</th><th>b13</th><th>b12</th><th>b11</th><th>b10</th><th>b9</th><th>b8</th><th>b7</th><th>b6</th><th>b5</th><th>b4</th><th>b3</th><th>b2</th><th>b1</th><th>b0</th></tr><tr><td>SD1220</td><td>L16</td><td>L15</td><td>L14</td><td>L13</td><td>L12</td><td>L11</td><td>L10</td><td>L9</td><td>L8</td><td>L7</td><td>L6</td><td>L5</td><td>L4</td><td>L3</td><td>L2</td><td>L1</td></tr><tr><td>SD1221</td><td>L32</td><td>L31</td><td>L30</td><td>L29</td><td>L28</td><td>L27</td><td>L26</td><td>L25</td><td>L24</td><td>L23</td><td>L22</td><td>L21</td><td>L20</td><td>L19</td><td>L18</td><td>L17</td></tr><tr><td>SD1222</td><td>L48</td><td>L47</td><td>L46</td><td>L45</td><td>L44</td><td>L43</td><td>L42</td><td>L41</td><td>L40</td><td>L39</td><td>L38</td><td>L37</td><td>L36</td><td>L35</td><td>L34</td><td>L33</td></tr><tr><td>SD1223</td><td>L64</td><td>L63</td><td>L62</td><td>L61</td><td>L60</td><td>L59</td><td>L58</td><td>L57</td><td>L56</td><td>L55</td><td>L54</td><td>L53</td><td>L52</td><td>L51</td><td>L50</td><td>L49</td></tr></table>	입출력소 번호	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	SD1220	L16	L15	L14	L13	L12	L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1	SD1221	L32	L31	L30	L29	L28	L27	L26	L25	L24	L23	L22	L21	L20	L19	L18	L17	SD1222	L48	L47	L46	L45	L44	L43	L42	L41	L40	L39	L38	L37	L36	L35	L34	L33	SD1223	L64	L63	L62	L61	L60	L59	L58	L57	L56	L55	L54	L53	L52	L51	L50	L49
입출력소 번호	b15	b14	b13	b12	b11		b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0																																																																										
SD1220	L16	L15	L14	L13	L12		L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1																																																																										
SD1221	L32	L31	L30	L29	L28	L27	L26	L25	L24	L23	L22	L21	L20	L19	L18	L17																																																																											
SD1222	L48	L47	L46	L45	L44	L43	L42	L41	L40	L39	L38	L37	L36	L35	L34	L33																																																																											
SD1223	L64	L63	L62	L61	L60	L59	L58	L57	L56	L55	L54	L53	L52	L51	L50	L49																																																																											
D9221	SD1221	-	I/O	17~32																																																																																							
D9222	SD1222	-	I/O	33~48	3 I/O "1")5 SD1220 14 I/O SD1220 4 13 "1" SD1220 "8208(2010H)"가																																																																																					
D9223	SD1223	-	I/O	48~64																																																																																							
D9224	SD1224	-	I/O	1~16	I/O	QnA <table><tr><th>입출력소 번호</th><th>b15</th><th>b14</th><th>b13</th><th>b12</th><th>b11</th><th>b10</th><th>b9</th><th>b8</th><th>b7</th><th>b6</th><th>b5</th><th>b4</th><th>b3</th><th>b2</th><th>b1</th><th>b0</th></tr><tr><td>SD1224</td><td>L16</td><td>L15</td><td>L14</td><td>L13</td><td>L12</td><td>L11</td><td>L10</td><td>L9</td><td>L8</td><td>L7</td><td>L6</td><td>L5</td><td>L4</td><td>L3</td><td>L2</td><td>L1</td></tr><tr><td>SD1225</td><td>L32</td><td>L31</td><td>L30</td><td>L29</td><td>L28</td><td>L27</td><td>L26</td><td>L25</td><td>L24</td><td>L23</td><td>L22</td><td>L21</td><td>L20</td><td>L19</td><td>L18</td><td>L17</td></tr><tr><td>SD1226</td><td>L48</td><td>L47</td><td>L46</td><td>L45</td><td>L44</td><td>L43</td><td>L42</td><td>L41</td><td>L40</td><td>L39</td><td>L38</td><td>L37</td><td>L36</td><td>L35</td><td>L34</td><td>L33</td></tr><tr><td>SD1227</td><td>L64</td><td>L63</td><td>L62</td><td>L61</td><td>L60</td><td>L59</td><td>L58</td><td>L57</td><td>L56</td><td>L55</td><td>L54</td><td>L53</td><td>L52</td><td>L51</td><td>L50</td><td>L49</td></tr></table> I/O "1"	입출력소 번호	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	SD1224	L16	L15	L14	L13	L12	L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1	SD1225	L32	L31	L30	L29	L28	L27	L26	L25	L24	L23	L22	L21	L20	L19	L18	L17	SD1226	L48	L47	L46	L45	L44	L43	L42	L41	L40	L39	L38	L37	L36	L35	L34	L33	SD1227	L64	L63	L62	L61	L60	L59	L58	L57	L56	L55	L54	L53	L52	L51	L50	L49
입출력소 번호	b15	b14	b13	b12	b11		b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0																																																																										
SD1224	L16	L15	L14	L13	L12		L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1																																																																										
SD1225	L32	L31	L30	L29	L28		L27	L26	L25	L24	L23	L22	L21	L20	L19	L18	L17																																																																										
SD1226	L48	L47	L46	L45	L44		L43	L42	L41	L40	L39	L38	L37	L36	L35	L34	L33																																																																										
SD1227	L64	L63	L62	L61	L60	L59	L58	L57	L56	L55	L54	L53	L52	L51	L50	L49																																																																											
D9225	SD1225	-	I/O	17~32)23 45 가 SD1225 6 SD1226 12 "1" SD1226 "4096(1000H)"가																																																																																					
D9226	SD1226	-	I/O	33~48																																																																																							
D9227	SD1227	-	I/O	48~64		I/O <table><tr><th>입출력소 번호</th><th>b15</th><th>b14</th><th>b13</th><th>b12</th><th>b11</th><th>b10</th><th>b9</th><th>b8</th><th>b7</th><th>b6</th><th>b5</th><th>b4</th><th>b3</th><th>b2</th><th>b1</th><th>b0</th></tr><tr><td>SD1228</td><td>L16</td><td>L15</td><td>L14</td><td>L13</td><td>L12</td><td>L11</td><td>L10</td><td>L9</td><td>L8</td><td>L7</td><td>L6</td><td>L5</td><td>L4</td><td>L3</td><td>L2</td><td>L1</td></tr><tr><td>SD1229</td><td>L32</td><td>L31</td><td>L30</td><td>L29</td><td>L28</td><td>L27</td><td>L26</td><td>L25</td><td>L24</td><td>L23</td><td>L22</td><td>L21</td><td>L20</td><td>L19</td><td>L18</td><td>L17</td></tr><tr><td>SD1230</td><td>L48</td><td>L47</td><td>L46</td><td>L45</td><td>L44</td><td>L43</td><td>L42</td><td>L41</td><td>L40</td><td>L39</td><td>L38</td><td>L37</td><td>L36</td><td>L35</td><td>L34</td><td>L33</td></tr><tr><td>SD1231</td><td>L64</td><td>L63</td><td>L62</td><td>L61</td><td>L60</td><td>L59</td><td>L58</td><td>L57</td><td>L56</td><td>L55</td><td>L54</td><td>L53</td><td>L52</td><td>L51</td><td>L50</td><td>L49</td></tr></table> I/O "1"	입출력소 번호	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	SD1228	L16	L15	L14	L13	L12	L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1	SD1229	L32	L31	L30	L29	L28	L27	L26	L25	L24	L23	L22	L21	L20	L19	L18	L17	SD1230	L48	L47	L46	L45	L44	L43	L42	L41	L40	L39	L38	L37	L36	L35	L34	L33	SD1231	L64	L63	L62	L61	L60	L59	L58	L57	L56	L55	L54	L53	L52	L51	L50	L49
입출력소 번호	b15	b14	b13	b12	b11		b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0																																																																										
SD1228	L16	L15	L14	L13	L12		L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1																																																																										
SD1229	L32	L31	L30	L29	L28		L27	L26	L25	L24	L23	L22	L21	L20	L19	L18	L17																																																																										
SD1230	L48	L47	L46	L45	L44		L43	L42	L41	L40	L39	L38	L37	L36	L35	L34	L33																																																																										
SD1231	L64	L63	L62	L61	L60	L59	L58	L57	L56	L55	L54	L53	L52	L51	L50	L49																																																																											
D9228	SD1228	-	I/O	1~16)3 14 I/O SD1228 2 13 "1" SD1228 "8196(2004H)"가																																																																																					
D9229	SD1229	-	I/O	17~32																																																																																							
D9230	SD1230	-	I/O	33~48																																																																																							
D9231	SD1230	-	I/O	48~64																																																																																							

()

ACPU						CPU																																																																																																																																																																																																																																																																																																																	
D9232	SD1232	-	I/O	1~8	I/O	<table><tr><td rowspan="2">입출력 주소</td><td colspan="16">비트</td></tr><tr><td>b15</td><td>b14</td><td>b13</td><td>b12</td><td>b11</td><td>b10</td><td>b9</td><td>b8</td><td>b7</td><td>b6</td><td>b5</td><td>b4</td><td>b3</td><td>b2</td><td>b1</td><td>b0</td></tr><tr><td>SD1232</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td></tr><tr><td></td><td>L/R8</td><td>L/R7</td><td>L/R6</td><td>L/R5</td><td>L/R4</td><td>L/R3</td><td>L/R2</td><td>L/R1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>SD1233</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td></tr><tr><td></td><td>L/R16</td><td>L/R15</td><td>L/R14</td><td>L/R13</td><td>L/R12</td><td>L/R11</td><td>L/R10</td><td>L/R9</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>SD1234</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td></tr><tr><td></td><td>L/R24</td><td>L/R23</td><td>L/R22</td><td>L/R21</td><td>L/R20</td><td>L/R19</td><td>L/R18</td><td>L/R17</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>SD1235</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td></tr><tr><td></td><td>L/R32</td><td>L/R31</td><td>L/R30</td><td>L/R29</td><td>L/R28</td><td>L/R27</td><td>L/R26</td><td>L/R25</td><td>L/R24</td><td>L/R23</td><td>L/R22</td><td>L/R21</td><td>L/R20</td><td>L/R19</td><td>L/R18</td><td>L/R17</td></tr><tr><td>SD1236</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td></tr><tr><td></td><td>L/R40</td><td>L/R39</td><td>L/R38</td><td>L/R37</td><td>L/R36</td><td>L/R35</td><td>L/R34</td><td>L/R33</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>SD1237</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td></tr><tr><td></td><td>L/R48</td><td>L/R47</td><td>L/R46</td><td>L/R45</td><td>L/R44</td><td>L/R43</td><td>L/R42</td><td>L/R41</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>SD1238</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td></tr><tr><td></td><td>L/R56</td><td>L/R55</td><td>L/R54</td><td>L/R53</td><td>L/R52</td><td>L/R51</td><td>L/R50</td><td>L/R49</td><td>L/R48</td><td>L/R47</td><td>L/R46</td><td>L/R45</td><td>L/R44</td><td>L/R43</td><td>L/R42</td><td>L/R41</td></tr><tr><td>SD1239</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td><td>부동</td></tr><tr><td></td><td>L/R64</td><td>L/R63</td><td>L/R62</td><td>L/R61</td><td>L/R60</td><td>L/R59</td><td>L/R58</td><td>L/R57</td><td>L/R56</td><td>L/R55</td><td>L/R54</td><td>L/R53</td><td>L/R52</td><td>L/R51</td><td>L/R50</td><td>L/R49</td></tr></table> <p>“ ” “ ” 가</p> <p>I/O “1”</p> <p>)5 SD1232 8 “1”</p> <p>SD1232 “256(100H)”가</p>	입출력 주소	비트																b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	SD1232	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동		L/R8	L/R7	L/R6	L/R5	L/R4	L/R3	L/R2	L/R1									SD1233	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동		L/R16	L/R15	L/R14	L/R13	L/R12	L/R11	L/R10	L/R9									SD1234	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동		L/R24	L/R23	L/R22	L/R21	L/R20	L/R19	L/R18	L/R17									SD1235	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동		L/R32	L/R31	L/R30	L/R29	L/R28	L/R27	L/R26	L/R25	L/R24	L/R23	L/R22	L/R21	L/R20	L/R19	L/R18	L/R17	SD1236	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동		L/R40	L/R39	L/R38	L/R37	L/R36	L/R35	L/R34	L/R33									SD1237	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동		L/R48	L/R47	L/R46	L/R45	L/R44	L/R43	L/R42	L/R41									SD1238	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동		L/R56	L/R55	L/R54	L/R53	L/R52	L/R51	L/R50	L/R49	L/R48	L/R47	L/R46	L/R45	L/R44	L/R43	L/R42	L/R41	SD1239	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동		L/R64	L/R63	L/R62	L/R61	L/R60	L/R59	L/R58	L/R57	L/R56	L/R55	L/R54	L/R53	L/R52	L/R51	L/R50	L/R49
입출력 주소	비트																																																																																																																																																																																																																																																																																																																						
	b15	b14	b13	b12	b11		b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0																																																																																																																																																																																																																																																																																																						
SD1232	부동	부동	부동	부동	부동		부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동																																																																																																																																																																																																																																																																																																						
	L/R8	L/R7	L/R6	L/R5	L/R4		L/R3	L/R2	L/R1																																																																																																																																																																																																																																																																																																														
SD1233	부동	부동	부동	부동	부동		부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동																																																																																																																																																																																																																																																																																																						
	L/R16	L/R15	L/R14	L/R13	L/R12		L/R11	L/R10	L/R9																																																																																																																																																																																																																																																																																																														
SD1234	부동	부동	부동	부동	부동		부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동																																																																																																																																																																																																																																																																																																						
	L/R24	L/R23	L/R22	L/R21	L/R20		L/R19	L/R18	L/R17																																																																																																																																																																																																																																																																																																														
SD1235	부동	부동	부동	부동	부동		부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동																																																																																																																																																																																																																																																																																																						
	L/R32	L/R31	L/R30	L/R29	L/R28		L/R27	L/R26	L/R25	L/R24	L/R23	L/R22	L/R21	L/R20	L/R19	L/R18	L/R17																																																																																																																																																																																																																																																																																																						
SD1236	부동	부동	부동	부동	부동		부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동																																																																																																																																																																																																																																																																																																						
	L/R40	L/R39	L/R38	L/R37	L/R36		L/R35	L/R34	L/R33																																																																																																																																																																																																																																																																																																														
SD1237	부동	부동	부동	부동	부동		부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동																																																																																																																																																																																																																																																																																																						
	L/R48	L/R47	L/R46	L/R45	L/R44		L/R43	L/R42	L/R41																																																																																																																																																																																																																																																																																																														
SD1238	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동																																																																																																																																																																																																																																																																																																							
	L/R56	L/R55	L/R54	L/R53	L/R52	L/R51	L/R50	L/R49	L/R48	L/R47	L/R46	L/R45	L/R44	L/R43	L/R42	L/R41																																																																																																																																																																																																																																																																																																							
SD1239	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동	부동																																																																																																																																																																																																																																																																																																							
	L/R64	L/R63	L/R62	L/R61	L/R60	L/R59	L/R58	L/R57	L/R56	L/R55	L/R54	L/R53	L/R52	L/R51	L/R50	L/R49																																																																																																																																																																																																																																																																																																							
D9234	SD1234	-	I/O	17~24																																																																																																																																																																																																																																																																																																																			
D9235	SD1235	-	I/O	25~32																																																																																																																																																																																																																																																																																																																			
D9236	SD1236	-	I/O	33~40																																																																																																																																																																																																																																																																																																																			
D9237	SD1237	-	I/O	41~48																																																																																																																																																																																																																																																																																																																			
D9238	SD1238	-	I/O	48~56																																																																																																																																																																																																																																																																																																																			
D9239	SD1239	-	I/O	57~64																																																																																																																																																																																																																																																																																																																			
D9240	SD1240	-			“CRC”, “OVER”, “AB. IF” FFFFH “0”	QnA																																																																																																																																																																																																																																																																																																																	
D9241	SD1241	-		33~48	(MELSECNET MELSECNET) 가 · MELSECNET 가 “ 1” · MELSECNET “ 0” <table><tr><td rowspan="2">입출력 주소</td><td colspan="16">비트</td></tr><tr><td>b15</td><td>b14</td><td>b13</td><td>b12</td><td>b11</td><td>b10</td><td>b9</td><td>b8</td><td>b7</td><td>b6</td><td>b5</td><td>b4</td><td>b3</td><td>b2</td><td>b1</td><td>b0</td></tr><tr><td>SD1232</td><td>L/R8</td><td>L/R7</td><td>L/R6</td><td>L/R5</td><td>L/R4</td><td>L/R3</td><td>L/R2</td><td>L/R1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>SD1233</td><td>L/R16</td><td>L/R15</td><td>L/R14</td><td>L/R13</td><td>L/R12</td><td>L/R11</td><td>L/R10</td><td>L/R9</td><td>L/R8</td><td>L/R7</td><td>L/R6</td><td>L/R5</td><td>L/R4</td><td>L/R3</td><td>L/R2</td><td>L/R1</td></tr><tr><td>SD1234</td><td>L/R24</td><td>L/R23</td><td>L/R22</td><td>L/R21</td><td>L/R20</td><td>L/R19</td><td>L/R18</td><td>L/R17</td><td>L/R16</td><td>L/R15</td><td>L/R14</td><td>L/R13</td><td>L/R12</td><td>L/R11</td><td>L/R10</td><td>L/R9</td></tr><tr><td>SD1235</td><td>L/R32</td><td>L/R31</td><td>L/R30</td><td>L/R29</td><td>L/R28</td><td>L/R27</td><td>L/R26</td><td>L/R25</td><td>L/R24</td><td>L/R23</td><td>L/R22</td><td>L/R21</td><td>L/R20</td><td>L/R19</td><td>L/R18</td><td>L/R17</td></tr><tr><td>SD1236</td><td>L/R40</td><td>L/R39</td><td>L/R38</td><td>L/R37</td><td>L/R36</td><td>L/R35</td><td>L/R34</td><td>L/R33</td><td>L/R32</td><td>L/R31</td><td>L/R30</td><td>L/R29</td><td>L/R28</td><td>L/R27</td><td>L/R26</td><td>L/R25</td></tr><tr><td>SD1237</td><td>L/R48</td><td>L/R47</td><td>L/R46</td><td>L/R45</td><td>L/R44</td><td>L/R43</td><td>L/R42</td><td>L/R41</td><td>L/R40</td><td>L/R39</td><td>L/R38</td><td>L/R37</td><td>L/R36</td><td>L/R35</td><td>L/R34</td><td>L/R33</td></tr><tr><td>SD1238</td><td>L/R56</td><td>L/R55</td><td>L/R54</td><td>L/R53</td><td>L/R52</td><td>L/R51</td><td>L/R50</td><td>L/R49</td><td>L/R48</td><td>L/R47</td><td>L/R46</td><td>L/R45</td><td>L/R44</td><td>L/R43</td><td>L/R42</td><td>L/R41</td></tr><tr><td>SD1239</td><td>L/R64</td><td>L/R63</td><td>L/R62</td><td>L/R61</td><td>L/R60</td><td>L/R59</td><td>L/R58</td><td>L/R57</td><td>L/R56</td><td>L/R55</td><td>L/R54</td><td>L/R53</td><td>L/R52</td><td>L/R51</td><td>L/R50</td><td>L/R49</td></tr></table>	입출력 주소	비트																b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	SD1232	L/R8	L/R7	L/R6	L/R5	L/R4	L/R3	L/R2	L/R1									SD1233	L/R16	L/R15	L/R14	L/R13	L/R12	L/R11	L/R10	L/R9	L/R8	L/R7	L/R6	L/R5	L/R4	L/R3	L/R2	L/R1	SD1234	L/R24	L/R23	L/R22	L/R21	L/R20	L/R19	L/R18	L/R17	L/R16	L/R15	L/R14	L/R13	L/R12	L/R11	L/R10	L/R9	SD1235	L/R32	L/R31	L/R30	L/R29	L/R28	L/R27	L/R26	L/R25	L/R24	L/R23	L/R22	L/R21	L/R20	L/R19	L/R18	L/R17	SD1236	L/R40	L/R39	L/R38	L/R37	L/R36	L/R35	L/R34	L/R33	L/R32	L/R31	L/R30	L/R29	L/R28	L/R27	L/R26	L/R25	SD1237	L/R48	L/R47	L/R46	L/R45	L/R44	L/R43	L/R42	L/R41	L/R40	L/R39	L/R38	L/R37	L/R36	L/R35	L/R34	L/R33	SD1238	L/R56	L/R55	L/R54	L/R53	L/R52	L/R51	L/R50	L/R49	L/R48	L/R47	L/R46	L/R45	L/R44	L/R43	L/R42	L/R41	SD1239	L/R64	L/R63	L/R62	L/R61	L/R60	L/R59	L/R58	L/R57	L/R56	L/R55	L/R54	L/R53	L/R52	L/R51	L/R50	L/R49																																																																																																																																									
입출력 주소	비트																																																																																																																																																																																																																																																																																																																						
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0																																																																																																																																																																																																																																																																																																							
SD1232	L/R8	L/R7	L/R6	L/R5	L/R4	L/R3	L/R2	L/R1																																																																																																																																																																																																																																																																																																															
SD1233	L/R16	L/R15	L/R14	L/R13	L/R12	L/R11	L/R10	L/R9	L/R8	L/R7	L/R6	L/R5	L/R4	L/R3	L/R2	L/R1																																																																																																																																																																																																																																																																																																							
SD1234	L/R24	L/R23	L/R22	L/R21	L/R20	L/R19	L/R18	L/R17	L/R16	L/R15	L/R14	L/R13	L/R12	L/R11	L/R10	L/R9																																																																																																																																																																																																																																																																																																							
SD1235	L/R32	L/R31	L/R30	L/R29	L/R28	L/R27	L/R26	L/R25	L/R24	L/R23	L/R22	L/R21	L/R20	L/R19	L/R18	L/R17																																																																																																																																																																																																																																																																																																							
SD1236	L/R40	L/R39	L/R38	L/R37	L/R36	L/R35	L/R34	L/R33	L/R32	L/R31	L/R30	L/R29	L/R28	L/R27	L/R26	L/R25																																																																																																																																																																																																																																																																																																							
SD1237	L/R48	L/R47	L/R46	L/R45	L/R44	L/R43	L/R42	L/R41	L/R40	L/R39	L/R38	L/R37	L/R36	L/R35	L/R34	L/R33																																																																																																																																																																																																																																																																																																							
SD1238	L/R56	L/R55	L/R54	L/R53	L/R52	L/R51	L/R50	L/R49	L/R48	L/R47	L/R46	L/R45	L/R44	L/R43	L/R42	L/R41																																																																																																																																																																																																																																																																																																							
SD1239	L/R64	L/R63	L/R62	L/R61	L/R60	L/R59	L/R58	L/R57	L/R56	L/R55	L/R54	L/R53	L/R52	L/R51	L/R50	L/R49																																																																																																																																																																																																																																																																																																							
D9242	SD1242			49~64	SD1224-SD1227 SD1228-SD1231 OR 가 0 가 ()																																																																																																																																																																																																																																																																																																																		
D9243	SD1243	-		(0~64)																																																																																																																																																																																																																																																																																																																			
D9244	SD1244	-			1																																																																																																																																																																																																																																																																																																																		
D9245	SD1245	-			“CRC”, “OVER”, “AB. IF” FFFFH “0”																																																																																																																																																																																																																																																																																																																		


()

ACPU						CPU																																																																																																				
D92848	SD1248	-		1~16	<table><tr><th rowspan="2">다중주소 주소</th><th colspan="16">비트</th></tr><tr><th>b15</th><th>b14</th><th>b13</th><th>b12</th><th>b11</th><th>b10</th><th>b9</th><th>b8</th><th>b7</th><th>b6</th><th>b5</th><th>b4</th><th>b3</th><th>b2</th><th>b1</th><th>b0</th></tr><tr><td>SD1248</td><td>110</td><td>115</td><td>114</td><td>113</td><td>112</td><td>111</td><td>110</td><td>109</td><td>108</td><td>107</td><td>106</td><td>105</td><td>104</td><td>103</td><td>102</td><td>101</td></tr><tr><td>SD1249</td><td>132</td><td>131</td><td>130</td><td>129</td><td>128</td><td>127</td><td>126</td><td>125</td><td>124</td><td>123</td><td>122</td><td>121</td><td>120</td><td>119</td><td>118</td><td>117</td></tr><tr><td>SD1250</td><td>149</td><td>147</td><td>146</td><td>145</td><td>144</td><td>143</td><td>142</td><td>141</td><td>140</td><td>139</td><td>138</td><td>137</td><td>136</td><td>135</td><td>134</td><td>133</td></tr><tr><td>SD1251</td><td>164</td><td>163</td><td>162</td><td>161</td><td>160</td><td>159</td><td>158</td><td>157</td><td>156</td><td>155</td><td>154</td><td>153</td><td>152</td><td>151</td><td>150</td><td>149</td></tr></table> "1") 7	다중주소 주소	비트																b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	SD1248	110	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101	SD1249	132	131	130	129	128	127	126	125	124	123	122	121	120	119	118	117	SD1250	149	147	146	145	144	143	142	141	140	139	138	137	136	135	134	133	SD1251	164	163	162	161	160	159	158	157	156	155	154	153	152	151	150	149
다중주소 주소	비트																																																																																																									
	b15	b14	b13	b12		b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0																																																																																									
SD1248	110	115	114	113		112	111	110	109	108	107	106	105	104	103	102	101																																																																																									
SD1249	132	131	130	129		128	127	126	125	124	123	122	121	120	119	118	117																																																																																									
SD1250	149	147	146	145	144	143	142	141	140	139	138	137	136	135	134	133																																																																																										
SD1251	164	163	162	161	160	159	158	157	156	155	154	153	152	151	150	149																																																																																										

(11)

				()	ACPU D9	CPU
SD1300		16 0: 1:	<p>가 (16)가</p> <p>.()</p> <p>.</p> <p>유즈가 연결된 상태를 나타낸다.</p> <p>.(9.3)</p>	S ()	D9100	Q CPU
SD1301					D9101	
SD1302					D9102	
SD1303					D9103	
SD1304					D9104	
SD1305					D9105	
SD1306					D9106	
SD1307					D9107	
SD1308						
SD1309					~	
~SD1330						
SD1331						
SD1350 ~SD1381	()	16 0: 1:	<p>(16)가</p> <p>.()</p> <p>유즈가 연결된 상태를 나타낸다.</p>	S ()		Q CPU

(12)

				()	ACPU D9	CPU
SD1400	0: 1:	16	<p>(16)가</p> <p>()</p>  <p>(9.3)</p>	S ()	D9116	
SD1401					D9117	
SD1402					D9118	
SD1403					D9119	
SD1404					D9120	
SD1405					D9121	
SD1406					D9122	
SD1407					D9123	
SD1408						
SD1409~ SD1430						
SD1431						

4 Q

A

(1)

Q CPU Q CPU A
Q CPU
Q AnS A

	Q	A
	Q CPU Q Q AnS Q	AnS CPU AnS 가 CPU , ,
CPU	Q00JCPU, Q00CPU, Q01CPU, Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU, Q12PHCPU, Q25PHCPU	Q02CPU - A, Q02HCPU - A, Q06HCPU - A
가	Q	A
가		A 가
가	Q :Q3 B, Q6 B A :QA1S6 B	QA1S3 B, QA1S6 B
가	Q :Q61P - A1/A2 A 표 :A1S61PN, A1S62PN, A1S63P	A1S6 P
가 I/O, ,	Q , AnS *1	AnS
가 GOT	A900GOT : CPU RS - 232, , MELSECNET/10, CC - Link,	A800/900GOT : CPU RS - 232, , MELSECNET /10/B, CC - Link (가)
가	Q	A

*1: AnS MELSECNET , MELSECNET/B 가 가 ,

2.1.3

*2: RS - 232/422

FA - CNV2402CBL(0.2m), FA - CNV2405CBL(0.5m)


(2) Q

Q Q (Q)
A/QnA Q (Q)

Q

(3) A

A A AnS A CPU
CPU



















5 GX Developer







4 가 .
()

- 1.
- 2.
- 3.
- 4.

Q

<Q		>		
	LD X1 → Enter	 “X1” 확인	F5 “X1” ENTER	[] [] [a]] “X1” ENTER
	LDI X1 → Enter	 “X1” 확인	F6 “X1” ENTER	[] [] [b]] “X1” ENTER
	OR X1 → Enter	 “X1” 확인	Shift + F5 “X1” ENTER	[] [] [a] OR] “X1” ENTER
	ORI X1 → Enter	 “X1” 확인	Shift + F6 “X1” ENTER	[] [] [b] OR] “X1” ENTER
	OUT Y1 → Enter	 “Y1” 확인	F7 “Y1” ENTER	[] [] [] “Y1” ENTER
	MOV K1 D0 → Enter	 “MOV K1 D0” 확인	F8 “MOV K1 D0” ENTER	[] [] []] “Y1” ENTER
	LDP X1 → Enter	 “X1” 확인	Shift + F7 “X1” [ENTER]	[] [] []] “X1” ENTER
	LDF X1 → Enter	 “X1” 확인	Shift + F8 “X1” ENTER	[] [] []] “X1” ENTER

	ORP X1 → Enter	 “X1” 확인	Alt + F7 “X1” ENTER	[] [] [] OR] “X1” ENTER
	ORF X1 → Enter	 “X1” 확인	Alt + F8 “X1” ENTER	[] [] [] OR] “X1” ENTER
	EGP V0 → Enter	 “X1” 확인	Alt + F5 “V0” ENTER	[] [] []] “V0” ENTER
	EGF V0 → Enter	 “X1” 확인	Ctrl + Alt + F5 “V0” ENTER	[] [] []] “V0” ENTER
	INV → Enter	 “X1” 확인	Ctrl + Alt + F10 ENTER	[] [] []] ENTER
	-	 “X1” 확인	F9 ENTER	[] [] []] ENTER
	-	 “X1” 확인	Shift + F9 ENTER	[] [] []] ENTER
	-	 “X1” 확인	-	-

	.	 확인	Shift + F9 ENTER	[] [] [] ENTER
	.	 확인	Shift + F9 ENTER	[] [] [] ENTER
	.		.	.

Q , , ,

(1)



(4)



(2)



(3)



PLC

6

A/D , D/A
 6.2 .)
 Q A/D , D/A

A/D (Q64AD)
 D/A (Q62DA)

- - SH - 080028
- - SH - 080027

6.1

(1)



[PLC] [I/O]
 “Q64AD” []

슬롯	부품명	수량	비고	슬롯1	슬롯2	슬롯3	슬롯4	슬롯5
0	PS 307 5A	1	전원					
1	CPU 314C-2 DP	1	메인					
2	DI24xDC24V/DO16xDC24V/0.5A	1	입출력					
3	Q64AD	1	출력					
4	Q62DA	1	출력					
5	PS 307 5A	1	전원					
6	CPU 314C-2 DP	1	메인					
7	DI24xDC24V/DO16xDC24V/0.5A	1	입출력					
8	Q64AD	1	출력					
9	Q62DA	1	출력					


4 4 “0”
 (9.2.3 (2))
 4 “1000”

PLC CPU
 Q64AD RUN LED가

(2)



GX Developer []-[
]-[Start]



[Online] - [Monitor/test]



“0080” “Q64AD”
Monitor/test



가
Offset/gain setting

(다음 페이지로)



가

()

CH.

(c)

가

가

()

(d)

CH.

(e)

(a) - (d)

(a) A/D

(Offset/gain

```
write to moule request)
```

$$[\quad]$$

Execute Test

(b)

가 []

[]

(c)


ERROR LED가

Close

6.2

(1) A/D

	“0”	()
	“4000”	()




				*2	
	1~5V	1V	5V	0~4000	1.0mV
	0~5V	0V	5V		1.25mV
	-10~10V	0V	10V	-4000~4000	2.5mV
	0~10V	0V	10V	0~4000	2.5mV
-		*1	*1	-4000~4000	-0.375mV

A/D

(1)	가 ±15V
(2)	*1
	{ () - () } > 1.5V
(3)	*2
	· 0~4000 -96~4095
	· -4000~4000 -4096~4095

(2) D/A

	“0”	()
	“4000”	()



				*2	
	1~5V	1V	5V	0~4000	1.0mV
	0~5V	0V	5V	0~4000	1.25mV
	-10~10V	0V	10V	-4000~4000	2.5mV
-		*1	*1	-4000~4000	0.75mA

D/A

*1	
(a)	-10 - 10V
(b)	{ () - () } > 3.0V

7

-

7.1

7.1.1

(1)

A/D

		Q64AD		Q68ADV		Q68ADI																																																		
		4 (4)		8 (8)		8 (8)																																																		
		DC – 10 ~ 10 V (1MΩ)				-																																																		
		DC 0~20mA(250)		-		DC 0~20mA(250)																																																		
		16 (: - 4096~4095, : - 12288~12287, - 16384~16383)																																																						
, ,		<table><tr><td colspan="2"></td><td colspan="2"></td><td colspan="2"></td></tr><tr><td colspan="2"></td><td colspan="2"></td><td colspan="2"></td></tr><tr><td rowspan="4"></td><td>0~10V</td><td rowspan="3">0~4000</td><td>2.5mV</td><td>0~16000</td><td>0.625mV</td></tr><tr><td>0~5V</td><td>1.25mV</td><td rowspan="2">0~12000</td><td>0.416mV</td></tr><tr><td>1~5V</td><td>1.0mV</td><td>0.333mV</td></tr><tr><td>-10~10V</td><td rowspan="2">-4000~4000</td><td>2.5mV</td><td>-16000~16000</td><td>0.625mV</td></tr><tr><td></td><td>0.375mV</td><td>-12000~12000</td><td>0.333mV</td></tr><tr><td rowspan="3"></td><td>0~20mA</td><td rowspan="2">0~4000</td><td>5μA</td><td rowspan="2">0~12000</td><td>1.66μA</td></tr><tr><td>4~20mA</td><td>4μA</td><td>1.33μA</td></tr><tr><td colspan="2"></td><td>-4000~4000</td><td>1.37μA</td><td>-12000~12000</td><td>1.33μA</td></tr></table>																			0~10V	0~4000	2.5mV	0~16000	0.625mV	0~5V	1.25mV	0~12000	0.416mV	1~5V	1.0mV	0.333mV	-10~10V	-4000~4000	2.5mV	-16000~16000	0.625mV		0.375mV	-12000~12000	0.333mV		0~20mA	0~4000	5μA	0~12000	1.66μA	4~20mA	4μA	1.33μA			-4000~4000	1.37μA	-12000~12000	1.33μA
			0~10V	0~4000	2.5mV	0~16000	0.625mV																																																	
			0~5V		1.25mV	0~12000	0.416mV																																																	
			1~5V		1.0mV		0.333mV																																																	
			-10~10V	-4000~4000	2.5mV	-16000~16000	0.625mV																																																	
			0.375mV		-12000~12000	0.333mV																																																		
			0~20mA	0~4000	5μA	0~12000	1.66μA																																																	
			4~20mA		4μA		1.33μA																																																	
					-4000~4000	1.37μA	-12000~12000	1.33μA																																																
		<table><tr><td colspan="2" rowspan="3"></td><td colspan="2"></td><td colspan="2"></td></tr><tr><td colspan="2">0~55</td><td rowspan="2">25 ± 5</td><td colspan="2">0~55</td></tr><tr><td></td><td></td><td></td><td>25 ± 5</td></tr><tr><td rowspan="8">()</td><td rowspan="4"></td><td>0~10V</td><td rowspan="4">± 0.3% (± 12digit*)</td><td rowspan="4">± 0.4% (± 16digit*)</td><td rowspan="4">± 0.1% (± 4digit*)</td><td>± 0.3% (± 48digit*)</td><td>± 0.4% (± 64digit*)</td><td>± 0.1% (± 164digit*)</td></tr><tr><td>-10~10V</td></tr><tr><td>0~5V</td></tr><tr><td>1~5V</td></tr><tr><td rowspan="4"></td><td>0~20mA</td><td rowspan="4">± 0.3% (± 12digit*)</td><td rowspan="4">± 0.4% (± 16digit*)</td><td rowspan="4">± 0.1% (± 4digit*)</td><td rowspan="4">± 0.3% (± 36digit*)</td><td rowspan="4">± 0.4% (± 48digit*)</td><td rowspan="4">± 0.1% (± 12digit*)</td></tr><tr><td>4~20mA</td></tr><tr><td></td></tr><tr><td></td></tr></table>												0~55		25 ± 5	0~55					25 ± 5	()		0~10V	± 0.3% (± 12digit*)	± 0.4% (± 16digit*)	± 0.1% (± 4digit*)	± 0.3% (± 48digit*)	± 0.4% (± 64digit*)	± 0.1% (± 164digit*)	-10~10V	0~5V	1~5V		0~20mA	± 0.3% (± 12digit*)	± 0.4% (± 16digit*)	± 0.1% (± 4digit*)	± 0.3% (± 36digit*)	± 0.4% (± 48digit*)	± 0.1% (± 12digit*)	4~20mA													
		0~55		25 ± 5	0~55																																																			
						25 ± 5																																																		
()		0~10V	± 0.3% (± 12digit*)	± 0.4% (± 16digit*)	± 0.1% (± 4digit*)	± 0.3% (± 48digit*)	± 0.4% (± 64digit*)	± 0.1% (± 164digit*)																																																
		-10~10V																																																						
		0~5V																																																						
		1~5V																																																						
		0~20mA	± 0.3% (± 12digit*)	± 0.4% (± 16digit*)	± 0.1% (± 4digit*)	± 0.3% (± 36digit*)	± 0.4% (± 48digit*)	± 0.1% (± 12digit*)																																																
		4~20mA																																																						
*digit																																																								
80μs/ (, 160μs 가 .)																																																								
: ± 15V : ± 30mA																																																								
PLC :																																																								
:																																																								
16																																																								
18																																																								
0.3~0.75m ²																																																								
R1.25 - 3 ()																																																								
(DC5V)	0.63A		0.64A		0.64A																																																			
	0.18Kg		0.19Kg		0.19Kg																																																			

A/D

CPU

(2)

PLC ()


0 () .

4000()
12000(0~5V, 1~5V, 4~20mA, 0~20mA,
)
16000(-10~10V, 0~10V)
가 () .

1)

(a)


7.1



7.1

(b)

7.2



7.2

(1) , 가 가
(7.1, 7.2)

(2) ± 15V 가

(3) *1
{()-()} > A
<A >

1.5V	4.0V


(4) *2

1 ~ 5V	- 96	4095	- 288	12287
0 ~ 5V				
- 10 ~ 10V	- 4096		- 16384	16383
0 ~ 10V	- 96		- 384	
	- 4096		- 12288	12287

2)

(a)


7.3



7.3

(b)

7.4



7.4

(1)

가

가

(7.3, 7.4)

(2) ± 30mA

(3) *1

{()-()} > A

<A >


5.5mA	16.0mA

(4) *2

4~20mA	- 96	4095	- 288	12287
0~20mAV				
	- 4096		- 12288	12287

(3)

7.5 , -10~10V
 25 ± 5 , ± 0.1% (± 4digit),
 0~55 ± 0.3% (± 12digit), 0~55
 ± 0.4% (± 16digit) 가 .



7.5

7.1.2

A/D

7.2

A/D 가/	(1) A/D 가/ 가 (2)	- 113
A/D	(1) A/D (2) A/D	- 106
	(1)	- 107
	(1) (2) (A/D) +160μs	-
	(1) 1/4000,1/12000,1/16000 (2) (3) 7.1.1	- 99 - 125

(1) A/D

A/D

가

(1)

A/D

(A/D 가) ,

/

(a)

() = () X 80(μs/1)

(b)

() = () X 80(μs/1) + 160μs

[]

1,2,4 3 A/D 가

400μs

3 X 80 + 160 = 400(μs)

(2)

가

A/D

(a)

$$\begin{aligned} & \text{(A/D 가)} \\ & \text{)} / \text{.} \\ & \text{.} \\ & \text{()} = \frac{\text{()} \times 1000}{\text{()} \times 80(\mu\text{s}/1 \text{)}} \\ & \text{.} \\ & \text{()} = \frac{\text{()} \times 1000}{\text{()} \times 80(\mu\text{s}/1 \text{)} + 160} \end{aligned}$$

[]

1,2,3,4 4 , 50ms, “ ” 104

$$\frac{50 \times 1000}{(4 \times 80) + 160} = 104.17 \text{ ()} \text{ - - - -}$$

가 7~8

3ms

2ms

가 3

0

(b)

(A/D 가) /

$$\text{()} = \text{()} \times \{ \text{()} \times 80 \} / 1000 \quad \text{(ms)}$$

$$\text{()} = \text{()} \times [\{ \text{()} \times 80 \} + 160] / 1000 \quad \text{(ms)}$$

[]

“ 1,2,3,4 4 , 100 , ”
48ms

$$100 \times \{ (4 \times 80) + 160 \} / 1000 = 48(\text{ms})$$

(2)

(1)

30~45(UnwG30~ UnwG45)

(2)

(X 09)가 OFF

(3)

가

가

7.1.3 PLC CPU

(1)

A/D 7.3
(X/Y) A/D
0

7.3



CPU A/D		CPU A/D	
No.()		No.()	
X0	READY	Y0	*1
X1		Y1	
X2	*1	Y2	
X3		Y3	
X4		Y4	
X5		Y5	
X6		Y6	
X7		Y7	
X8		Y8	
X9		Y9	
XA		YA	
XB		YB	
XC	*1	YC	*1
XD	,	YD	,
XE	A/D	YE	*1
XF		YF	

*1	ON/OFF A/D

(2)




A/D

1)

No.		
X0	READY	<p>(1) PLC CPU ON , A/D 가</p> <p>(2) READY가 OFF A/D READY가 OFF</p> <p>• A/D WDT *1</p>
X1		<p>(1) A/D 가 ON</p>
X8		<p>(!) ON</p>
X9		<p>(1) A/D 가/ (0:Un*G0)</p> <p>(Y9) ON/OFF</p> <p>(2) (X9)가 OFF A/D (X9)가 OFF</p> <p>• READY(X0)가 OFF</p> <p>• (Y9)가 ON</p>  <p>A/D (XE)</p>
XA		<p>(1) (YA) ON/OFF</p> <p>(2) 7.2</p>  <p>READY(X0)</p> <p>(XA)</p> <p>(YA)</p>

*1 : A/D

WDT 가 A/D RUN LED가

No.		
XB		<p>(1) , (YB) ON/OFF</p> <p>(2) 7.2</p> <p>(22, 23: Un G22, Un G23)</p> <p>(XB)</p> <p>(YB)</p> 
XD		<p>(1) (YD) ON</p> <p>30~45(Un G30~Un G45) ON</p> <p>(30~45 : Un G30~Un G45)</p> <p>(YD)</p> <p>(XD)</p> 
XE	A/D	<p>(1) 가 가 ON</p>
XF		<p>(1) 가 가 ON</p> <p>(2) (YF) ON</p> <p>(XF)</p> <p>(YF)</p> 

2)

No.		
Y9		(1) A/D 가. , , ON . (2) ON/OFF X9 .
YA		(1) A/D ON . (2) ON/OFF XA . 8.6 .
YB		(1) ON . (2) ON/OFF XB . 8.6 .
YD	,	(1) (YD) ON 30~45(UnWG30~UnWG45) (2) ON/OFF XD .
YF		(1) ON . (2) ON/OFF XF .

7.1.4

(1)

8 (.1~ .8) Q68ADV/Q68ADI

7.4

			R/W *2				R/W
16	10			16	10		
0H	0	A/D 가/	R/W	18H	24		
1H	1	.1 /	R/W	19H	25		
2H	2	.2 /	R/W	1AH	26		
3H	3	.3 /	R/W	1BH	27		
4H	4	.4 /	R/W	1CH	28		
5H	5	.5 / *1	R/W	1DH	29		
6H	6	.6 / *1	R/W	1EH	30	.1	R/W
7H	7	.7 / *1	R/W	1FH	31	.1	R/W
8H	8	.8 / *1	R/W	20H	32	.2	R/W
9H	9		R/W	21H	33	.2	R/W
AH	10	A/D	R	22H	34	.3	R/W
BH	11	.1	R	23H	35	.3	R/W
CH	12	.2	R	24H	36	.4	R/W
DH	13	.3	R	25H	37	.4	R/W
EH	14	.4	R	26H	38	.5 *1	R/W
FH	15	.5 *1	R	27H	39	.5 *1	R/W
10H	16	.6 *1	R	28H	40	.6 *1	R/W
11H	17	.7 *1	R	29H	41	.6 *1	R/W
12H	18	.8 *1	R	2AH	42	.7 *1	R/W
13H	19		RW	2BH	43	.7 *1	R/W
14H	20	(.1~ .4)	R	2CH	44	.8 *1	R/W
15H	21	(.5~ .8)	R	2DH	45	.8 *1	R/W
16H	22		RW				
17H	23		RW				

*1 : Q64AD .5~ .8



*2 : / 가

R : 가

W : 가

(2) A/D 가/ (0:UnW0)

- (1) A/D 가 /
- (2) A/D 가/ ,
(Y9) ON/OFF 가 .(-112)
- (3) A/D 가 .
- (4) Q64AD b4~b7(.5~ .8) 가 .



(3) CH / (1~8:UnW1~UnW8)



- (1) ,
- (2) 가 .
 , 4~62500 .
 , 2~5000ms .
- (3) 0 .

(4) (9: UnWG9)

(1) ,
9(UnWG9) .

(2) .

(3) “ ” .
Q64AD b4~b7 b12~b15(.5~ .8) 가 .




(5) A/D (10:UnWG10)

(1) A/D 가 A/D
1 .


, A/D (XE) A/D 가
ON .

(2) (Y9) ON 0 가 , A/D
1 .

(3) Q64AD , b4~b7(.5~ .8) 가 .




1,2,6 A/D 가 , 1,2,6
10(UnWG10) 0023H가 .



(6) (11~18:UnWG11~UnWG18)

(1) A/D 11~18(UnWG11~UnWG18)

16



1/4000 12
1/2000, 1/16000 14

$\begin{pmatrix} (b15가 1) & 1 \\ (b15가 0) & 0 \end{pmatrix}$

1:
0:

(7) (19:Un~~W~~G19)

(1) A/D

(2) “ - ” 7.1

(8) (20,21:Un~~W~~G20,Un~~W~~G21)

(1) A/D

(2) 20(Un~~W~~G20) .1~ .4,

21(Un~~W~~G21) .5~ .8

Q64AD , 21(Un~~W~~G21) 가

	b15~b12	b11~b8	b7~b4	b3~b0
Un W G20	.4	.3	.2	.1
Un W G21	.8	.7	.6	.5

4~20mA	0H
0~20mA	1H
1~5V	2H
0~5V	3H
-10~10V	4H
0~10V	5H
	FH

(3) 0

Q68AD가 0 , 가 0~10V

(5H .)

- (9) (22,23:Un~~W~~G22,Un~~W~~G23)
- (1) , .
- (2) 22(Un~~W~~G22) ,
23(Un~~W~~G23) .
- (3) 가 , (22, 23 : Un~~W~~G 22, 23 0) .
- (500)가 .
- (4) Q64AD , b4~b7(CH.5~CH.8) 가 .
- (5) , -127 .

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Un W G22()	0	0	0	0	0	0	0	0	CH.8	CH.7	CH.6	CH.5	CH.4	CH.3	CH.2	CH.1
Un W G23()	0	0	0	0	0	0	0	0	CH.8	CH.7	CH.6	CH.5	CH.4	CH.3	CH.2	CH.1

1:
0:

- (10) (30~45:Un~~W~~G30~Un~~W~~G45)
- (1) .
- (2) (Y9)가 ON ,
(YD)가 ON .
- (3) () .

7.2

7.2.1

(1)

(2)

(3)

가

(4)

가


(5)

가

(M3)	36~48N·cm
(M3)	42~58N·cm
(M3.5)	66~89N·cm


(6)

7.2.2



7.2.3

A/D



	RUN LED	<p>A/D</p> <p>:</p> <p>:</p> <p>:</p> <p>5V</p> <p>WDT</p>
	ERROR LED	<p>A/D</p> <p>:</p> <p>:</p> <p>:</p> <p>:</p> <p>5 0</p>

*

	Q64AD		Q68ADV		Q68ADI	
1	CH1	V+	CH1	V+	CH1	I+
2		V+		V-		I-
3		I+	CH2	V+	CH2	I+
4		SLD		V-		I-
5	CH2	V+	CH3	V+	CH3	I+
6		V+		V-		I-
7		I+	CH4	V+	CH4	I+
8		SLD		V-		I-
9	CH3	V+	CH5	V+	CH5	I+
10		V+		V-		I-
11		I+	CH6	V+	CH6	I+
12		SLD		V-		I-
13	CH4	V+	CH7	V+	CH7	I+
14		V+		V-		I-
15		I+	CH8	V+	CH8	I+
16		SLD		V-		I-
17	A.G. (ANALOG GND)					
18	FG					

7.2.4

(1)


A/D

(1) A/D


(2) , PLC

(3) 1

(4)

$0 \sim \pm 10V$ 


(2) Q68ADV



- *1 : 2
- *2 : Q64ADV
- *3 : [A.G.]

[A.G.] [GND] 가
0V ± +
*4 : , FG ..

(3) Q68ADI



- *1 : 2
- *2 : Q64ADI
- *3 : [A.G.]

[A.G.] [GND] 가
0V ± +
*4 : , FG ..

7.2.5

GX Developer I/O

(1)

1~5 , 16

, 1~5

0

7.5


1	<div><div><div></div><div></div><div></div><div></div></div><div>CH4 CH3 CH2 CH1</div><div>H</div></div>	<table><tr><td></td><td></td></tr><tr><td>4~20mA</td><td>0_H^{*1}</td></tr><tr><td>0~20mA</td><td>1_H</td></tr><tr><td>1~5V</td><td>2_H</td></tr><tr><td>0~5V</td><td>3_H</td></tr><tr><td>- 10~10V</td><td>4_H</td></tr><tr><td>0~10V</td><td>5_H</td></tr><tr><td></td><td>F_H</td></tr></table>			4~20mA	0 _H ^{*1}	0~20mA	1 _H	1~5V	2 _H	0~5V	3 _H	- 10~10V	4 _H	0~10V	5 _H		F _H
4~20mA	0 _H ^{*1}																	
0~20mA	1 _H																	
1~5V	2 _H																	
0~5V	3 _H																	
- 10~10V	4 _H																	
0~10V	5 _H																	
	F _H																	
2	<div><div><div></div><div></div><div></div><div></div></div><div>CH6 CH7 CH8 CH5</div><div>H</div></div>																	
3																		
4	<div><div><div><div></div><div></div><div></div></div><div><div></div><div></div></div><div></div></div><div><div>00_H :</div><div>01~FF_H:</div><div>0_H :</div><div>1~F_H:</div><div>0_H :</div><div>1~F_H:</div></div><div>(A/D)</div></div>																	
5	0 :																	

A/D

- Q64AD 0_H~5_H , F_H
- Q68ADV 0_H , 2_H~5_H, F_H


* 1 : 0_H , 가 0~10V

- Q68ADI 0_H, 1_H, F_H



(2)

GX Developer I/O



(a) I/O

A/D

“ ”

:

: 16

XY : A/D

: A/D

CPU

“

“H/W

CPU

” A/D

가



(b)


I/O

[]

1~5

16

16



7.3 (GX Configurator - AD)

7.3.1

7.6 (GX Configurator - AD)

*1	(1) - CH. □ A/D 가/ - CH. □ / - CH. □ , - CH. □ , (2) RUN 가 PLC CPU A/D PLC CPU가	7.3.4
*1	(1) A/D (2) 가 A/D PLC CPU END	7.3.5
/	(1) , A/D (2) A/D (3) . 가 (7.3.6

*1 :	가 1 76 ,

(1)

GX Developer

1)

2)

3)

(c)	FD
-----	----

```

*
  • FD
  • FD
  • FD (
  • FD
  • FD (SCANDISK )
  
```

4)

(), GX Developer, GX Developer.

5)

(a) GX Developer PLC “Q CPU(Q)”

PLC “Q CPU(Q)”

(b)

가 1 []/[]
[/] 가

6)

2
2



(2)

GX Configurator - AD

(가)*1		GX Developer 가.*2
CPU		Pentium® 133MHz
		32MB
	(HD)	3MB
	(가)	10MB
		800X600
(OS)		Microsoft® Windows®95 Microsoft® Windows®98 Microsoft® Windows NT® Workstation 4.0

*1 : GX Developer GX Configurator - AD

GX Developer GX Configurator - AD - E() GX Developer - E()
GX Configurator - AD

*2 : GX Configurator - AD SW3D5C - GX Developer , SW3D5F - GX Developer
GX Developer 가

7.3.3

(1)

1) 가

가

DOS/V		PC-9800
Esc	ESC	
Tab	TAB	
Ctrl	CNTL	
Delete	DEL	
Back Space	BS	
Page Up	ROLL DOWN	1
Page Down	ROLL UP	1
Enter		

2)


가 7.6 GX Developer
< >
(a) GX Developer

(b) 7.6 ~
GX Developer
[] [] / [] / []
[] [] / []
GX Developer
[] [PLC] / [PLC] “
”
[] [PLC] / [PLC]



< >

(a)

, , /



(b)



7.6

(2)

GX Developer



[] - [




] - [Start]




- 137

“ I/O No.”
“Module model”



“Package name”




7.3.4



7.3.5



“Start I/O No.” “Package name” “Module model”



(3)

[]

GX Developer

[illegible]

[]

$$[] - [] - [\text{Start}]$$

[]



[]

1)

(a)

“Start I/O No. *”	“Package name”	“Module model”
“Initial setting”		

(b)

“Start I/O No. *”	“Package name”	“Module model”
“Auto refresh”		

(c) /

[Online] [Monitor/test]

I/O No. 16

2)

Delete


Exit

3)

(a)

GX Developer

가



[Open file] : .


[Close file] : .

가

[Save file] : .

[Delete file] : .

[Exit] : .




(b)

[Monitor/test] : /

[Read from PLC] : CPU

[Write to PLC] : CPU



7.3.4


[]

A/D 가/
 . A/D 가/
 . /
 . /
 . /

[]

“Start I/O No.” “Package name” “Module model”
 “Initial setting”

[]



[]

(1)


A/D “Enable” “Disable”

(2)

Make text file


End setup

Cancel



7.3.5

[]
A/D
[]
“Start I/O No.” “Package name” “Module model ”
“Auto refresh ”
[]



[]

(1)

Module side Buffer size :
(1).

Module side Transfer word count : CPU
(1).

Transfer direction : “←”

“ ”

PLC side Device : CPU
X,
Y, M, L, B, T, C, ST, D, W, R, ZR
X, Y, M, L, B
16 (:X10,
Y120, M16)
16
가 X10
X10~X1F 가

(2)

Make text file

End setup

Cancel

Figure 1-1 is a sequence diagram illustrating a process flow. The diagram consists of a horizontal timeline with several labeled events: RUN, STOP, RUN, CPU OFF, ON, CPU, CPU, and STOP. Below the timeline, the text 'FROM/TO' and '가' are present, indicating a range or duration.

7.3.6 /

(1) /

[]

/ , / ,

, (- 145)

[]


/ “ Start I/O No. * ” “ Package name ” “ Module model ” “ Monitor/test ”



* Start I/O No. 16

GX Developer

GX Developer

[]





[]

(1)

Setting item :

Current value :

Setting value :

(2)

Current value Display

(

.)

Make test file

Start Monitor/Stop Monitor

“

/

”

Execute test

Ctrl

Close

“

10

”

(1) CH. ☐ / ()

(2) CH. ☐ / ()

(3) CH. ☐ / ()

(4) , Enter

A/D

(5) (1)~(4) () Ctrl

(6) Execute test

가

가

(2)

(1)

4

(7.2.5).

(2)

-143~ -144

(3)

(a)

가 .

(b)

“ CH.”

Execute test

(c)

가 .

(d)

“ CH.”

Execute test

(e)

(a)~(d)

(4)

A/D

가

(a) A/D

“ ()”

“ ”

Execute test

(b)

“ ” 가 “ ”

“ ”

(c)

A/D ERROR LED 가

ERROR LED 가 Close

7.4

A/D

-
-

(1)

	Q n C P U	Q 6 4 A D	Q X 1 0	Q Y 1 0		
		X/Y0	X/Y10	X/Y20		
		~	~	~		
		X/YF	X/Y1F	X/Y2F		

(2)

Q64AD CH.1~CH.3 A/D

CH.1 , CH.2 50 , CH.3 1000ms
가 BCD

(a)

- A/D 가 CH1.~CH.3
- CH.2 50
- CH.3 1000ms

(b)

- X10
- X11
- (BCD 3) Y20~Y2B
- CH1. D11
- CH2. D12
- CH3. D13
- D14

7.4.1

(1)

- 1) (7.3.4)
CH1 , CH2 50 , 3 1000ms

Initial setting

Module information
Module model name: Q54AD Start I/O No.: 0000
Module type: A/D Conversion Module

Setting item	Setting value
CH1 A/D conversion enable/disable setting	Enable
CH1 Sampling process/averaging process setting	Sampling
CH1 Time/number of times specifying	Number of times
CH1 Average time/average number of times setting (Setting range) Time: 2 to 5000 ms Number of times: 4 to 62500 times	4
CH2 A/D conversion enable/disable setting	Enable
CH2 Sampling process/averaging process setting	Sampling
CH2 Time/number of times specifying	Number of times

Details Select input

Make text file End setup Cancel

- 2) (7.3.5)
CH1~3 ,

Auto refresh setting


Module information
Module model name: Q54AD Start I/O No.: 0000
Module type: A/D Conversion Module

Setting item	Module side Buffer size	Module side Transfer word count	Transfer direction	PLC side Device
CH1 Digital output value	1	1	->	D11
CH2 Digital output value	1	1	->	D12
CH3 Digital output value	1	1	->	D13
CH4 Digital output value	1	1	->	
CH1 Maximum value	1	1	->	
CH1 Minimum value	1	1	->	
CH2 Maximum value	1	1	->	
CH2 Minimum value	1	1	->	
CH3 Maximum value	1	1	->	
CH3 Minimum value	1	1	->	

Make text file End setup Cancel


- 3) (-137)
CPU

(2)




7.4.2

(1) FROM/TO



(2)

(U ₩G)



8 -

8.1

8.1.1

(1)

8.1

		Q62DA		A64DA	
		2 (2)		4 (4)	
		16 (: - 4096~4095, : - 12288~12287, - 16384~16383)			
		DC - 10~10V(1k ~1M)			
		DC0~20mA(1 ~600)			
, ,					



D/A

CPU

(2)


PLC CPU ()

PLC CPU 0 ()

PLC CPU
4000 ()
12000 (1~5V, 0~5V, 4~20mA, 0~20mA,)
16000 (-10~10V)
()

1)


(a)



	1~5V	1V	5V	0~4000	1.0 _m A
	0~5V	0V	5V		1.25 _m A
	-10~10V	0V	10V	-4000~4000	2.5 _m A
-		*1	*1	-4000~4000	0.75 _m A

8.1

(b)



	1~5V	1V	5V	0~12000	0.333 _m V
	0~5V	0V	5V		0.416 _m V
	-10~10V	0V	10V	-16000~16000	0.625 _m V
-		*1	*1	-12000~12000	0.333 _m V

8.2

(1)

가
(8.1, 8.2).

(2) *1

(a) -10~10V


(b) {()-()} > A

<A >

3.0V	4.0V

2)


(a)



	4~20 _m A	4 _m A	20 _m A	0~4000	4 _μ A
	0~20 _m A	0 _m A	20 _m A		5 _μ A
-		*1	*1	-4000~4000	1.5 _μ A

8.3

(b)



	4~20 _{mA}	4 _{mA}	20 _{mA}	0~12000	1.66 _{μA}
	0~20 _{mA}	0 _{mA}	20 _{mA}		1.33 _{μA}
-		*1	*1	-12000~12000	0.83 _{μA}

8.4

(1)

(8.3, 8.4 , 가 .).

(2) *1

(a) 0~20mA


(b) {() -() } > A

<A >

6.0 _{mA}	10.0 _{mA}

(3)

8.5, -10~10V
 가 25 ± 5 $\pm 0.1\% (\pm 10\text{mV})$, 가 0~55
 $\pm 0.3\% (\pm 30\text{mV})$



8.5

(4)

Q62DA, Q64DA 1 $80\mu\text{s} \times$ 가 가
 $0(\text{Un} \sim \text{WG0})$ D/A


8.1.2

D/A

8.2

D/A 가/	(1) D/A 가 (2) D/A	- 165
D/A 가/	(1) D/A (2) 가/	- 160
	(1) PLC CPU	- 158
HOLD/CLEAR	(1) PLC CPU가 STOP 가	- 159
PLC CPU가 STOP	(1) PLC CPU가 STOP CH. 가/ ON D/A	- 159
	(1) 1/4000, 1/12000, 1/16000 (2) (3) 8.1.1	- 151 - 175

(1)



(2)

HOLD/CLEAR

PLC CPU (RUN, STOP,)

(8.5).

D/A 가/ CH. 가/ 8.3
가

8.3

	D/A 가/ (Un W G0)	가			
	CH. 가/ (Y1~Y4)	가			가
	HOLD/CLEAR	HOLD	CLEAR	HOLD CLEAR	HOLD CLEAR
PLC CPU가 RUN		D/A			0V/0 mA
PLC CPU가 STOP					0V/0 mA
PLC CPU가					0V/0 mA
Q64DA, Q62DA WDT*1		0V/0 mA	0V/0 mA	0V/0 mA	0V/0 mA

* 1 : D/A
WDT 가 READY(X0)가 OFF , D/A RUN LED가

	(8.2.3) , D/A 가/ (Un W G0) “ 가”
--	--

(3) PLC CPU STOP

PLC CPU가 STOP 8.4

GX Developer 8.6.1 GX

Configurator - DA

- 가/ (Y1~Y4) 가(OFF ON)
- CH. (-164 8.6)

B D/A 가

8.4

	D/A 가/ (Un W G0)	가			
	CH. 가/ (Y1~Y4)	가		가	
		가		가 *1	

*1 : 가 D/A 가/ (0: Un~~W~~G0)

8.1.3 PLC CPU

(1)

D/A
(X/Y) D/A
0
8.5



	D/A	CPU		CPU	D/A
No.			No.		
X0		READY	Y0		*1
X1		*1	Y1	CH.1	가/
X2			Y2	CH.2	가/
X3			Y3*2	CH.3	가/
X4			Y4*2	CH.4	가/
X5			Y5	*1	
X6			Y6		
X7			Y7		
X8			Y8		
X9			Y9		
XA			YA		
XB			YB		
XC			YC		
XD			YD		
XE		*1	YE		*1
XF			YF		




*1 “ ”	가
ON/OFF	D/A
*2 Q62DA	Y3, Y4가

(2)

D/A

1)

No.		
X0	READY	(1) PLC CPU D/A 가 , ON (2) READY(X0)가 OFF D/A READY(X0)가 OFF • • D/A WDT
X8		(1) ON
X9		(1) D/A 가/ (0: UnW0) (Y9) ON/OFF (2) (X9)가 OFF • READY(X0)가 OFF • (Y9)가 ON 
XA		(1) ON/OFF , (YA) (2) 8.2.6 

No.		
XB		<p>(1) , (YB) ON/OFF</p> <p>(2) 8.2.6</p> <p>(22, 23: UnWGG22, UnWGG23)</p> <p>(XB)</p> <p>(YB)</p> 
XC		<p>(1) (YC) ON/OFF</p> <p>(2) 8.2.6</p> <p>(XC)</p> <p>(YC)</p> 
XD		ON
XF		<p>(1) 가 (XF) ON</p> <p>(2) ON (XF) OFF , (YF)</p> <p>(19: UnWGG19)가 0 ERROR LED가</p> <p>(XF)</p> <p>(YF)</p> 

2)

No.		
Y1~Y4	CH. 가/	(1) D/A ON : D/A OFF: 가/ ON/OFF (2) D/A 가/ ON/OFF
Y9		(1) D/A 가/ ON (2) ON/OFF X9
YA		(1) D/A ON (2) ON/OFF XA 8.2.6
YB		(1) ON (2) ON/OFF XB
YC		(1) ON/OFF (2) 24(UnWG24)
YD		(1) (YD) ON , D/A (2) ON/OFF XF
YF		(1) ON (2) ON/OFF XF

8.1.4

(1)

4

(CH.1~CH.4) Q64DA

8.6

			*2	/ *3
16	10			
0 _H	0	D/A 가/	Q62DA:3 _H Q64DA:F _H	R/W
1 _H	1	CH.1	0	R/W
2 _H	2	CH.2	0	R/W
3 _H	3	CH.3 *1	0	R/W
4 _H	4	CH.4 *1	0	R/W
5 _H	5		-	-
6 _H	6		-	-
7 _H	7		-	-
8 _H	8		-	-
9 _H	9		-	-
A _H	10		-	-
B _H	11	CH.1	0	R
C _H	12	CH.2	0	R
D _H	13	CH.3 *1	0	R
E _H	14	CH.4 *1	0	R
F _H	15		-	-
10 _H	16		-	-
11 _H	17		-	-
12 _H	18		-	-
13 _H	19		0	R/W
14 _H	20		0	R
15 _H	21		-	-
16 _H	22		0	R/W
17 _H	23		0	R/W
18 _H	24		0	R/W

*1 : Q62DA CH.3, CH.4

*2 : PLC CPU


*3 : / 가

R : 가

W : 가

(2) D/A 가/ (0: UnW0)

- (1) D/A 가/ .
- (2) D/A 가/ (Y9)
ON/OFF (-161).
- (3) D/A .
- (4) Q62DA b2~b3(CH3~CH4) .



(3) CH (1~4: UnW~UnW4)

- (1) PLC CPU D/A 16 .
- (2) 가 D/A .
- (3) Q62DA UnW3, UnW4(CH3, CH4) .

8.7 가

	가		가	
	가 ()	가	가 ()	가
0 : 0~20 mA	0~4095 (: 0 ~4000)	4096 : 4095 -1 : 0	0~12287 (: 0~12000)	12288 : 12287 -1 : 0
1 : 4~20 mA				
2 : 1~5V				
3 : 0~5V				
4 : -10~10V	-4096~4095 (: -4000 ~4000)	4096 : 4095 -4097 : -4096	-16384~16383 (: -16000 ~16000)	16384 : 16383 -16385 : 16384
F :			-12288~12287 (: -12000 ~12000)	12288 : 12287 -12289 : -12288

(4) CH (11~14: UnWG11~UnWG14)

(1) 가

(2) 가 (8.7) , 8.8
가

8.8

000F _H	가
00F0 _H	가
00FF _H	가 가

(3) 가 가

(4) CH 가
(YF) ON

(5) Q62DA UnWG13, UnWG14(CH3~CH4)

(5) (19: UnWG19)

(1) D/A

(6) (20: UnWG20)

(1) D/A . UnWG20

1~4

(2) Q62DA b8~b15(CH3, 4)

b15	~	b12	b11	~	b8	b7	~	b4	b3	~	b0
CH4				CH3				CH2			
								CH1			

4~20(mA)	0 _H
0~20(mA)	1 _H
1~5(V)	2 _H
0~5(V)	3 _H
-10~10(V)	4 _H
	F _H

(7)

(22, 23: UnWG22, UnWG23)

(1)

(2) 1

500)가

(3) Q62DA b2, b3(CH3, CH4)

(4) 8.2.6

UnWG22 ()

UnWG23 ()

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0	0	0	0	0	0	0	0	CH4	CH3	CH2	CH1
0	0	0	0	0	0	0	0	0	0	0	0	CH4	CH3	CH2	CH1
Q62DA b2~b15 0												1 : 0 :			

(8) (24: UnWG24)

(1)

(2) 가 -3000~3000

1000 : 0.33V, : 0.65mA

(3) 8.2.6

8.2

8.2.1

(1) .

(2) .

.

(3) 가 .

, , .

(4) 가

.

.

.

(5) 가

, , .


(M3)	36~48 N · cm
(M3)	42~58 N · cm
(M3.5)	66~89 N · cm

(6) .

.


, , .

8.2.2



8.2.3

D/A



	RUN LED	D/A : : : 5V WDT
	ERROR LED	D/A : : : 5 0
		DC24V

*

	Q62DA		Q64DA	
1	CH1	V+	CH1	V+
2		COM		COM
3		I+		I+
4				
5	CH2	V+	CH2	V+
6		COM		COM
7		I+		I+
8				
9			CH3	V+
10				COM
11				I+
12				
13			CH4	V+
14				COM
15				I+
16	24V			
17	24G			
18	FG			

8.2.4

(1)

D/A

(1) D/A


(2) , PLC

(3) 1

(4)

(2)


1)



*1 : 2
*2 :

V+ COM 0.1~0.47 μF25V

2)



*1 : 2
*2 :

V+ COM 0.1~0.47 μF25V

(1)

“ 1~5” 16

1~5

0

8.9

1	<div><div><div>CH4 CH3 CH2 CH1</div><div>H</div></div><table><tr><td>4~20mA</td><td>0_H</td></tr><tr><td>0~20mA</td><td>1_H</td></tr><tr><td>1~5V</td><td>2_H</td></tr><tr><td>0~5V</td><td>3_H</td></tr><tr><td>-10~10V</td><td>4_H</td></tr><tr><td></td><td>F_H</td></tr></table></div>	4~20mA	0 _H	0~20mA	1 _H	1~5V	2 _H	0~5V	3 _H	-10~10V	4 _H		F _H
4~20mA	0 _H												
0~20mA	1 _H												
1~5V	2 _H												
0~5V	3 _H												
-10~10V	4 _H												
	F _H												
2	CH5 ~CH8												
3	<div><div><div>CH4 CH3 CH2 CH1</div><div>H</div></div><div>HOLD/CLEAR 0_H : CLEAR 1~F_H : HOLD</div></div>												
4	<div><div><div><div>CH4 CH3 CH2 CH1</div><div>H</div></div><div>00_H : () 01~F_H :</div><div>0_H : 1~F_H :</div><div>0_H : (D/A) 1~F_H :</div></div></div>												
5	0 :												

(1)	“ 4 ”	
(2)	A	B
(3)	-10~10V, 4000	

	2.5V	10.0V
--	------	-------

(2)

GX Developer I/O



(a) I/O
D/A

“ ”

:

: 16

XY : D/A

: D/A

CPU

“

“H/W

CPU

” D/A

가



(b)


I/O

[]

1~5


16

16



(1)	- 154	- 156	“	”
	.			
	가			가
(2)		.		
		22(Unw22)	23(Unw23)	
	가	ERROR LED가		
(3)		.		
(4)		.		

D/A	가 X/Y0~X/YF	
●	M0
●	M1
●	M2
●	M3
●	M4
●	M5
●	M6



8.3 (GX Configurator-DA)

8.3.1

8.10 (GX Configurator-DA)

*1	(1) D/A 가/ (2) PLC CPU PLC CPU가 RUN D/A	8.3.4
*1	(1) D/A (2) D/A PLC CPU END 가	8.3.5
/	(1) D/A / (2) D/A 가/ (3) 가 ()	8.3.6

*1	가
1	24

(1)

()

GX Developer

1)

2)

GX Developer
 GX

Configurator - DA
 .

3)

FD가 . FD가

(c) FD .

```

*
. FD
. FD
. FD
. FD
. FD
      (
          ,
          ,
          (SCANDISK )
      )
      FD가
      .

```

4)

(,), GX
Developer, .

5)

(a) GX Developer PLC “QCPU(Q)”

PLC “QCPU(Q)”

(b)

가 1 []/[]
[/] 가

(6)

2



(2)

GX Configurator - DA

(가)*1		GX Developer 가.*2
CPU		Pentium® 133MHz
		32MB
	(HD)	3MB
	(가)	10MB
		800X600
(OS)		Microsoft® Windows®95 Microsoft® Windows®98 Microsoft® Windows NT® Workstation 4.0

* 1 : GX Developer GX Configurator - DA

GX Developer GX Configurator - DA - E() GX Developer - E()
GX Configurator - DA

* 2 : GX Configurator - DA SW3D5C - GX Developer , SW3D5F - GX Developer
GX Developer 가

8.3.3

(1)

1) 가

가

DOS/V		PC-9800	
Esc	ESC		
Tab	TAB		
Ctrl	CNTL		
Delete	DEL		
Back Space	BS		
Page Up	ROLL DOWN	1	
Page Down	ROLL UP	1	
Enter	↵		

2)

GX Developer
8.6


가

 \wedge

>

(a)

GX Developer



(b)

13.1

2

GX Developer

$$\left[\begin{array}{c} \text{---} \\ \text{---} \\ \text{---} \end{array} \right] \left[\begin{array}{c} \text{---} \\ \text{---} \\ \text{---} \end{array} \right] / \left[\begin{array}{c} \text{---} \\ \text{---} \\ \text{---} \end{array} \right] / \left[\begin{array}{c} \text{---} \\ \text{---} \\ \text{---} \end{array} \right]$$
$$\left[\begin{array}{c} \text{ } \\ \text{ } \end{array} \right] \left[\begin{array}{c} \text{ } \\ \text{ } \end{array} \right] / \left[\begin{array}{c} \text{ } \\ \text{ } \end{array} \right]$$

GX Developer



[] [PLC] / [PLC] “ ”

$$\left[\begin{array}{c} \text{ } \\ \text{ } \end{array} \right] \left[\text{PLC} \right] / \left[\text{PLC} \right]$$

< >

(a)

, , /



8.6

(2)

GPPW



↓ []-[

] - [Start]



- 188

“ I/O No.”
“Module model”


“Package name”
.

Initial setting

Auto refresh




8.3.4



8.3.5


[Online] - [Monitor/test]

/



““Start I/O No.” “Package name” “Module model”

/



8.3.6

(3)

[]

GX Developer

D/A

(/


)

[]

$$[\] - [$$

] - [Start]

[]



[]

(1)

(a)

“Start I/O No. *”

“Package name”

“Module model”

“Initial setting”

(b)

“Start I/O No. *”

“Package name”

“Module model”

“Auto refresh”

(c)

/

[Online]

[Monitor/test]

* I/O No. 16

(2)

Delete

Exit

(3)

[Open file] :


[Close file] :

가

[Save file] :

[Delete file] :

[Exit] :




(b)

[Monitor/test] :

[Read from PLC] : CPU

[Write to PLC] :


CPU



8.3.4

[]
D/A 가/ “ ”
“ ” D/A 가/
가 .

[]
“Start I/O No.” “Package name” “ Module model ”
“ Initial setting ”



[]
(1)
D/A “ 가” “ ”
.


(2)

Make text file

End setup

Cancel

.



8.3.5


[]

A/D

[]

“Start I/O No.” “Package name” “Module model”
 “Auto refresh”

[]



[]

(1)

Module side Buffer size :

(1).

Module side Transfer word count : CPU

(1).

Transfer direction : “←”

“ ”

PLC side Device : CPU

X,
 Y, M, L, B, T, C, ST, D, W, R, ZR
 X, Y, M, L, B

16 (:X10,
 Y120, M16)

16
 가 X10
 X10~X1F 가

(2)

Make text file

End setup

Cancel

RUN	STOP	RUN,	CPU OFF	ON	CPU CPU	STOP
FROM/TO						가

8.3.6 /

(1) /

[]

/ , / ,
(-196)

[]


/ “Start I/O No. * ” “Package
name ” “Module model ” “Monitor/test ”

* Start I/O No. 16


GX Developer

GX Developer

[]



X · Y /



[]

(1)

Setting item :

Current value :

Setting value :

(2)

Current value Display

(

.)

Make test file

Start Monitor / Stop Monitor

“

/

”

Execute test

Ctrl

Close

(1)	가/ ON/OFF, CH. 가

--

CH.1

가/

ON

(1) [Y01:CH1

가/

]

()

[ON: 가]

D/A

(2) D/A

()

Ctrl

(3) Execute test

가

가

(2)

1)

4

(8.2.5).

2)

- 193

3)

(a)

“ CH.”

Execute test

(b)

“ ”

Execute test

(c)

“ CH.”

Execute test

(d)

“ ”

Execute test

(e)

(a)~(d)

4)

, D/A
가

(a) D/A

“ ()” “ ”

Execute test

(b)

“ ” 가 “ ”
“ ”

(c)

D/A ERROR LED 가
ERROR LED 가 Close

8.4

D/A

-
-

(1)

	Q n C P U	Q 6 2 D A	Q X 1 0	Q Y 1 0		
--	-----------------------	-----------------------	------------------	------------------	--	--

X/Y0 X/Y10 X/Y20
~ ~ ~
X/YF X/Y1F X/Y2F

(2)

Q62DA CH.1~CH.2
가

(a)

- 가 CH.1~CH.2


(b)

- 가 X10
- X11
- X12
- (BCD 3) Y20~Y2B
- CH1 D11
- CH2 D12
- D13


8.4.1

(1)

- 1) (8.3.4)
CH1, CH2 D/A 가/ “Enable” .




- 2) (8.3.5)
CH1~2 , CH1~2 , .




- 3) (-188)
CPU .

(2)




8.4.2

(1) FROM/TO



(2)

(U WG)



9

9.1




QD62(E/D) , PLC CPU ,

QD62(E/D) CPU ()

9.1.1

QD62(E/D)


(1) QD62(DC)

		QD62		
*1		200k(100k~200kPPS)	100k(10k~100kPPS)	10k(10kPPS)
		16 (I / O : 16)		
		2		
		1 , 2		
	(A, B)	DC5 / 12 / 24V 2~5mA		
	() *2	200kPPS	100kPPS	10kPPS
		32 (- 2147483648~2147483647)		
		UP/DOWN +		
	(μ s) (duty 50%)	 (2 1.25 μ s)	 (2 2.5 μ s)	 (2 25 μ s)
		32		
		<		
		=		
		>		
		DC5 / 12 / 24V 2~5mA		
		()		
DC5V (A)		2 / DC12 / 24V 0.5A / 1 2A / 1 (common)		
(kg)		0.11		




*1 :

*2 :

	200k	100k	10k
/	1, 2		
t=1.25 μ s	200kPPS	100Kpps	10kPPS
t=2.5 μ s	100kPPS	100kPPS	10kPPS
t=25 μ s	-	10kPPS	10kPPS
t=500 μ s	-	-	500kPPS




(2) QD62E(DC)

		QD62E		
*1		200k(100k~200kPPS)	100k(10k~100kPPS)	10k(10kPPS)
		16 (I / O : 16)		
		2		
		1 , 2		
	(A, B)	DC5 / 12 / 24V 2~5mA		
	() *2	200kPPS	100kPPS	10kPPS
		32 (- 2147483648~2147483647)		
		UP/DOWN +		
	(μ s) (duty 50%)	 (2 1.25 μ s)	 (2 2.5 μ s)	 (2 25 μ s)
		32		
		< = >		
		DC5 / 12 / 24V		
		2~5mA		
		() 2 / DC12 / 24V 0.1A / 1 0.4A / 1 (common)		
DC5V (A)		0.33		
(kg)		0.11		





*1 :

*2 :

	200k	100k	10k
/	1, 2		
t=1.25 μ s	200kPPS	100Kpps	10kPPS
t=2.5 μ s	100kPPS	100kPPS	10kPPS
t=25 μ s	-	10kPPS	10kPPS
t=500 μ s	-	-	500kPPS




(3) QD62D()

		QD62D			
*1		500k (200k~500kPPS)	200k (100k~200kPPS)	100k (10k~100kPPS)	10k (10kPPS)
		16 (I / O : 16)			
		2			
		1 , 2			
	(A, B)	EIA RS - 422 - A (Am26LS31 ())			
	() *2	500kPPS	200kPPS	100kPPS	10kPPS
		32 (- 2147483648~2147483647)			
		UP / DOWN +			
	(μ s) (duty 50%)	 (2 0.5 μ s)	 (2 1.25 μ s)	 (2 2.5 μ s)	 (2 25 μ s)
		32			
		<			
		=			
		DC5 / 12 / 24V 2~5mA			
		(EIA RS - 422 - A 가)			
		() 2 /			
		DC12 / 24V 0.5A/1 2A / 1 (common)			
DC5V (A)		0.38			
(kg)		0.12			

*1 :

*2 :

	500k	200k	100k	10k
/	1, 2			
t=0.5 μ s	500kPPS	200Kpps	100kPPS	10kPPS
t=1.25 μ s	200kPPS	200kPPS	100kPPS	10kPPS
t=2.5 μ s	-	100kPPS	100kPPS	10kPPS
t=25 μ s	-	-	10kPPS	10kPPS
t=500 μ s	-	-	-	500kPPS



9.1.2

QD62(E/D)

		- 2147483648~2147483647 ,	- 235
			- 236
		ON / OFF , PLC CPU	9.3.3
			9.3.4
		가 ON	9.4.2
		가 ,	9.4.3
		,	9.4.4
		가 ,	9.4.5

*

가 1 가 1 , 4
가 1

9.1.3 PLC CPU

(1)

QD62(E/D) PLC CPU

(X/Y) I/O

QD62(E/D)

I/O 0

(QD62(E/D) CPU)			(CPU QD62(E / D))		
No.			No.		
X00	READY		Y00	CH1	No.1
X01	CHI	(大) (No.1)	Y01		
X02		(No.1)	Y02		가
X03		(小) (No.1)	Y03		
X04			Y04		가
X05		(No.2)	Y05		
X06		(No.2)	Y06		
X07		(No.2)	Y07		No.2
X08	CH2	(No.1)	Y08	CH2	No.1
X09		(No.1)	Y09		
X0A		(No.1)	Y0A		가
X0B			Y0B		
X0C		(No.2)	Y0C		가
X0D		(No.2)	Y0D		
X0E		(No.2)	Y0E		
X0F			Y0F		No.2










(2)

QD62(E/D)



1)

No.		QD62 (E/D) CPU	
CH1	CH2		
X00		READY	PLC CPU QD62(E/D)가 ON READY(X00)가 OFF
X01	X08	(大) (No.1)	(CH1 : 2 _H ~3 _H , CH2 : 22 _H ~23 _H) > No.1 (CH1 : 4 _H ~5 _H , CH2 : 24 _H ~25 _H) ON
X02	X09	(No.1)	= No.1 No.1 ON (Y00 / Y08) OFF
X03	X0A	(小) (No.1)	< No.1 ON
X04	X0B		ON (Y05 / Y0D) OFF
X05	X0C	(No.2)	> No.2 (CH1 : 6 _H ~7 _H , CH2 : 26 _H ~27 _H) ON
X06	X0D	(No.2)	= No.2 No.2 ON (Y07 / Y0F) OFF
X07	X0E	(No.2)	< No.2 ON
X0F			가 (X0F)가 ON

2)

No.		CPU QD62(E/D)		
CH1	CH2			
Y00	Y08	No.1		ON (No.1) (X02/X09)
Y01	Y09			ON
Y02	Y0A	가		(X02/X09, X06/X0D) ON
Y03	Y0B			1 ON
Y04	Y0C	가		ON
Y05	Y0D			(X04/X0B) ON
Y06	Y0E			ON
				:
				:
Y07	Y0F	No.2		ON (No.2) (X06/X0D)



-  가 ON
-  가 (OFF ON)

9.1.4

(1)

QD62(E/D)

()

ON

PLC CPU

FROM/TO

PLC CPU

/

						*1	/
CH1		CH2					
16	10	16	10				
0 _H	0	20 _H	32		(L)	0	/가
1 _H	1	21 _H	33		(H)		
2 _H	2	22 _H	34		(L)	0	
3 _H	3	23 _H	35		(H)		
4 _H	4	24 _H	36	No.1	(L)	0	/가
5 _H	5	25 _H	37		(H)		
6 _H	6	26 _H	38	No.2	(L)		
7 _H	7	27 _H	39		(H)		
8 _H	8	28 _H	40			0	
9 _H	9	29 _H	41			0	/가
A _H	10	2A _H	42	/			
B _H	11	2B _H	43	/		0	
C _H	12	2C _H	44		(L)		
D _H	13	2D _H	45		(H)		
E _H	14	2E _H	46		(L)		
F _H	15	2F _H	47		(H)		
10 _H	16	30 _H	48		(L)		
11 _H	17	31 _H	49		(H)		
12 _H	18	32 _H	50		(L)		
13 _H	19	33 _H	51		(H)		
14 _H	20	34 _H	52		(L)	0	/가
15 _H	21	35 _H	53		(H)		
16 _H	22	36 _H	54		(L)		
17 _H	23	37 _H	55		(H)		
18 _H	24	38 _H	56			-	-
~	~	~	~				
1F _H	31	3F _H	63				

* 1 : ON , PLC CPU

- (2) (CH1 : 0_H~1_H, CH2 : 20_H~21_H)
- - -2147483648~2147483647(32) .

- (3) (CH1 : 2_H~3_H, CH2 : 22_H~23_H)
- - -2147483648~2147483647(32) .

- (4) No.1, No.2
- (CH1 : 4_H~7_H, CH2 : 24_H~27_H)
- - No.1 No.2 2
 - -2147483648~2147483647(32) .

- (5) (CH1 : 8_H, CH2 : 28_H)
- -

	0
	1

- (6) (CH1 : 9_H, CH2 : 29_H)
- -

	0
	1
	2
	3

- (7) / (CH1 : A_H, CH2 : 24_H)
-

- 1~65535(16) 10[ms] .
-) / 420
- 420 10 = 4200[ms]

- (8) / (CH1 : B_H, CH2 : 2B_H)
- -




	0
	1

- (9) (CH1 : $C_H \sim D_H$, CH2 : $2C_H \sim 2D_H$)
- .
 - $-2147483648 \sim 2147483647$ (32) .
- (10) (CH1 : $E_H \sim F_H$, CH2 : $2E_H \sim 2F_H$)
- .
 - $-2147483648 \sim 2147483647$ (32) .
- (11) ,
- (CH1 : $10_H \sim 13_H$, CH2 : $30_H \sim 33_H$)
- .
 - $-2147483648 \sim 2147483647$ (32) .
- (12) ,
- (CH1 : $14_H \sim 17_H$, CH2 : $34_H \sim 37_H$)
- .
 - $-2147483648 \sim 2147483647$ (32) .

9.1.5




QD62(E/D)

(1) QD62(DC)

		*1					()	()
		CH1	CH2					
		A20	A13	A	24V	ON	21.6~26.4V	2~5mA
						OFF	5V	0.1mA
		B20	B13	A	12V	ON	10.8~13.2V	2~5mA
						OFF	4V	0.1mA
		A19	A12	A	5V	ON	4.5~5.5V	2~5mA
						OFF	2V	0.1mA
		B19	B12	ABCOM			-	
		A18	A11	B	24V	ON	21.6~26.4V	2~5mA
						OFF	5V	0.1mA
		B18	B11	B	12V	ON	10.8~13.2V	2~5mA
						OFF	4V	0.1mA
		A17	A10	B	5V	ON	4.5~5.5V	2~5mA
						OFF	2V	0.1mA
		-	-	-			-	
		B17	B10		24V	ON	21.6~26.4V	2~5mA
						OFF	5V	0.1mA
		A16	A09		12V	ON	10.8~13.2V	2~5mA
						OFF	4V	0.1mA
		B16	B09		5V	ON	4.5~5.5V	2~5mA
						OFF	2V	0.1mA
		A15	A08	CTRLCOM			OFF 0N 0.5ms	0N OFF 1ms
		B15	B08		24V	ON	21.6~26.4V	2~5mA
						OFF	5V	0.1mA
		A14	A09		12V	ON	10.8~13.2V	2~5mA
						OFF	4V	0.1mA
		B14	B07		5V	ON	4.5~5.5V	2~5mA
						OFF	2V	0.1mA
		-	-	-			OFF 0N 0.5ms	0N OFF 1ms
		A06	A05	EQU1 (No.1)		ON	10.2~30V 0.5A/1 2A/1 (common) 1.5V 0.1ms 0.1ms (,)	
		B06	B05	EQU2 (No.2)				
		B02, B01		12/24V			10.2~30V 8mA(TYP DC24V)	
		A02, A01		0V				





* 1 : A03, A04, B03, B04

(2) QD62E(DC)

		*1					()	()
		CH1	CH2					
	A20	A13	A	24V	ON	21.6~26.4V	2~5mA	
					OFF	5V	0.1mA	
	B20	B13	A	12V	ON	10.8~13.2V	2~5mA	
					OFF	4V	0.1mA	
	A19	A12	A	5V	ON	4.5~5.5V	2~5mA	
					OFF	2V	0.1mA	
	B19	B12	ABCOM		-			
	A18	A11	B	24V	ON	21.6~26.4V	2~5mA	
					OFF	5V	0.1mA	
	B18	B11	B	12V	ON	10.8~13.2V	2~5mA	
					OFF	4V	0.1mA	
	A17	A10	B	5V	ON	4.5~5.5V	2~5mA	
					OFF	2V	0.1mA	
	-	-			-			
		B17	B10		24V	ON	21.6~26.4V	2~5mA
						OFF	5V	0.1mA
		A16	A09		12V	ON	10.8~13.2V	2~5mA
						OFF	4V	0.1mA
		B16	B09		5V	ON	4.5~5.5V	2~5mA
						OFF	2V	0.1mA
		A15	A08	CTRLCOM			OFF 0N 0.5ms	0N OFF 1ms
		B15	B08		24V	ON	21.6~26.4V	2~5mA
					OFF	5V	0.1mA	
A14		A09		12V	ON	10.8~13.2V	2~5mA	
					OFF	4V	0.1mA	
B14		B07		5V	ON	4.5~5.5V	2~5mA	
				OFF	2V	0.1mA		
-	-		-		OFF 0N 0.5ms	0N OFF 1ms		
	A06	A05	EQU1 (

* 1 : A03, A04, B03, B04 .

(3) QD62D()

		*1				()	()	
		CH1	CH2					
]	 (DC/DC)	A20	A14	A	EIA RS-422-A (Am26LS31())			
	B20	B14	A					
	A19	A13	B					
	B19	B13	B					
	 (DC/DC)	A18	A12	24V	ON	21.6~26.4V	2~5mA	
					OFF	5V	0.1mA	
		B18	B12	12V	ON	10.8~13.2V	2~5mA	
					OFF	4V	0.1mA	
		A17	A11	5V	ON	2.5~5.5V	2~5mA	
					OFF	1V	0.1mA	
		B17	B11	PRSTCOM		OFF 0N 0.5ms	0N OFF 1ms	
	 (DC/DC)	A16	A10	24V	ON	21.6~26.4V	2~5mA	
					OFF	5V	0.1mA	
		B16	B10	12V	ON	10.8~13.2V	2~5mA	
					OFF	4V	0.1mA	
		A15	A09	5V	ON	2.5~5.5V	2~5mA	
					OFF	1V	0.1mA	
		B15	B09	FUNCCOM		OFF 0N 0.5ms	0N OFF 1ms	
	 (DC/DC)	A06	A05	EQU1 (No.1)	ON OFF 0N 0N OFF (,)			
		B06	B05	EQU2 (No.2)				
		B02, B01		12/24V	10.2~30V 8mA(TYP DC24V)			
		A02, A01		0V				

*1: A08, A07, A04, A03, B08, B07, B04, B03

9.1.6 가

QD62(E/D) 가 .

(1) QD62, QD62E 가

-
- CMOS

(QD62, QD62E .)

(2) QD62D 가

-

(QD62D .)

	QD62(E/D) .
• TTL	

9.2

QD62(E/D)

9.2.1

QD62(E/D)

(1) ,

(2) .

(3) 가


(4) 가

(5) .

(M3)	36~48N • cm


(6) .

9.2.2



9.2.3

QD62(E/D)



LED	
A	: A 가 .
B	: B 가 .
DEC.	: 가 .
FUNC	: • 가 .
FUSE	: 가 .

(1)

QD62(E/D)

가

(a)

	A6CON1
	A6CON2
	A6CON3

(b)

	FCN-363T-T005/H	AWG#24~28	
	FCN-363T-T012/H ()	AWG#28 () AWG#30 ()	
	FCN-707T-T001/H ()		
	FCN-707T-T101/H ()		

QD62(E/D)

(1)

QD62(E/D)가

1)

가

2) 1

A

3) QD62(E/D)

가

4)

(a)

D

(3


(b)

가

150mm


가

5)



가 . QD62(E/D)
가 ,
가
가 DC24V


24V




(2)

1)

(DC24V)




() 2



2)


(DC5V)



() 2

3)



(Am26LS31)



() 2

(3)



1) ()가 DC12V



()


2

2) ()가 DC5V



() 2

3) 가




() 2

(4)


(EQU)

DC10.2~30V

1) QD62, QD62D()



2) QD62E()




()

2

(5) /

1) QD62(E/D) /



2) QD62(E/D) / , , .

QD62, QD62E

CH1	A	24V	A20	10
	A	12V	B20	0
	A	5V	A19	11
	ABCOM		B19	1
	B	24V	A18	12
	B	12V	B18	2
	B	5V	A17	13
		24V	B17	3
		12V	A16	14
		5V	B16	4
	CTRLCOM		A15	15
		24V	B15	5
		12V	A14	16
		5V	B14	6
	EQU1(No.1)		A06	1E
	EQU2(No.2)		B06	E
CH2	A	24V	A13	17
	A	12V	B13	7
	A	5V	A12	18
	ABCOM		B12	8
	B	24V	A11	19
	B	12V	B11	9
	B	5V	A10	1A
		24V	B10	A
		12V	A09	1B
		5V	B09	B
	CTRLCOM		A08	1C
		24V	B08	C
		12V	A07	1D
		5V	B07	D
	EQU1(No.1)		A05	1F
	EQU2(No.2)		B05	F
12/24V			B02 B01	24V
0V			A02 A01	0V

QD62D

CH1	A (+)	A20	10
	A (-)	B20	0
	B (+)	A19	11
	B (-)	B19	1
	24V	A18	12
	12V	B18	2
	5V	A17	13
	PRSTCOM	B17	3
	24V	A16	14
	12V	B16	4
	5V	A15	15
	FUNCCOM	B15	5
	EQU1(No.1)	A06	1E
	EQU2(No.2)	B06	E
CH2	A 24V (+)	A14	16
	A 12V (-)	B14	6
	B 24V (+)	A13	17
	B 12V (-)	B13	7
	24V	A12	18
	12V	B12	8
	5V	A11	19
	PRSTCOM	B11	9
	24V	A10	1A
	12V	B10	A
	5V	A09	1B
	FUNCCOM	B09	B
	EQU1(No.1)	A05	1F
	EQU2(No.2)	B05	F
12/24V		B02 B01	24V
0V		A02 A01	0V



QD62D /
1C 1D .

C, D,

1) 1~5 16
1~5
0

1 (1)	<div>0 0 0 H</div> <div>0 : 1 1 1 : 1 2 2 : CW/CCW 3 : 2 1 4 : 2 2 5 : 2 4</div>
2 (2)	<div>0 : 10kPPS 1 : 100kPPS 2 : 200kPPS 3 : 500kPPS (QD62D)</div> <div>0 : 1 :</div>
3	
4	
5	

() : 2, :
: 200kPPS, : 2 1

2 = 0123_H

	500kPPS QD62D 가 . QD62, QD62E 500kPPS ,
--	--

2)

H/W

CPU

(a)

PLC CPU

가

/

- : .

OFF

- : .

CPU가

ON/OFF

(b)

H/W

CPU

(SP. UNIT DOWN)

PLC CPU

/

- : PLC CPU


- : PLC CPU

QD62(E/D)

READY

가 READY

GX Developer I/O



(a) I/O

QD62(E/D)

• “ ”
•

$$\vdots$$

: 16

XY : QD62(E/D)



(b) I/O ,

I/O

1~5

16

16



(c) I/O ,

I/O

H/W

CPU

9.3

QD62(E/D)


9.3.1

(1)


(1, 2, 4) 1 (1, 2), CW/CCW, 2
(1, 2, 4) 6 가 .

1 1	가		A () B, Y03(Y0B) OFF
			A () B, Y03(Y0B) ON
1 2	가		A () () B, Y03(Y0B) OFF
			A () () B, Y03(Y0B) ON
CW/CCW	가		A () B OFF
			A OFF B ()
2 1	가		B가 OFF A ()
			B가 OFF A ()
2 2	가		B가 OFF A () B가 ON A ()
			B가 ON A () B가 OFF A ()
2 4	가		B가 OFF A () B가 ON A () A가 ON B () A가 OFF B ()
			B가 ON A () B가 OFF A () A가 OFF B () A가 ON B ()


- 1) 1
1 , 2
A



- 2) CW/CCW
CW/CCW A 가 , B
A B



- 3) 2
2 1 , 2 , 4
A B 가 가
A B



(2)

GX Developer

9.2.5

(3)


1)

()

	CH1	2 _H ~3 _H	C _H ~D _H	E _H ~F _H	10 _H ~11 _H	12 _H ~13 _H
	CH2	22 _H ~23 _H	2C _H ~2D _H	2E _H ~2F _H	30 _H ~31 _H	32 _H ~33 _H

2)

32



9.3.2


GX Developer

9.2.5

(1)

1)

-2147483648() +2147483647()



2)

(a)

-2147483648() 2147483647()
가

(b)

가 ()
CH1 : 8 H, CH2 : 28H) 1
-2147483648 +2147483647

(c)

0

(d)

GX Developer “ ” - “ ”
가


(2)

1)

CH1 : 16_H~17_H, CH2 : 36_H~37_H
 14_H~15_H, CH2 : 34_H~35_H)

(CH1 :

가



2)

가 (Y04(Y0C)) ON

(CH1 : 2_H~3_H, CH2 :

22_H~23_H)

/

“

”

• 가

•

(-1)

가

0,

2000,

500

“


가”가

“

”

“

”




(a) “ < ” “ < ”

• 가

가 (+1)

가

0, 2000, 3000
“ 가가 ” “ ”



(b) “ = ”

32

(-2147483648~+2147483647)가

	가 (Y04(Y0C)) ON
OFF	/ , 가
(2)	, 가
(Y04(Y0C)) OFF	

가 (Y02(Y0A))


ON

1)

가
{Y04(Y0C)}

가
{Y02(Y0A)}

No.1
{ 4_H~5_H(24_H~25_H) }
(No.1)
{X03(X0A)}
(No.1)
{X02(X09)}
No.1
{Y00(Y08)}
(No.1)
{X01(X08)}
{ 2_H~3_H(22_H~23_H) }



	QD62(E/D) No.1
	{ 4 _H ~5 _H (24 _H ~25 _H) } 32
	“ ”가 OFF
	가 ON
	ON
	가 ON
	“ ” 가 ON

	가 ON
	(OFF ON OFF)
	가 ON ,
	“ ”


2) CPU
CPU 가 (/)

GX Developer I/O
I/O 9.2.5

3)
PLC CPU

(a) MELSEC-Q 1 16
(SI) 가
QD62(E/D) 4
가

SI No.	
0	1 : No.1
1	1 : No.2
2	2 : No.1
3	2 : No.2
4~15	



(b) (SI) PLC CPU “PLC” “ - “ “PLC” -
“
CPU “ No.”
CPU
: 50~255
CPU “ ”
“ ”
: 1~16()
“ I/O No.”

“ SI No.”

“ (SI) No.”


PLC 측			인텔리전트 모듈 측	
인터럽트 포인터 선두 No.	인터럽트 포인터 개수		선두 I/O No.	선두 SI No.
50	4		0020	0

$$\frac{\text{IMASK}}{\text{IMASK}} \left(\frac{\text{Q(Q)}}{\text{QnA}} \right)$$

	가	(OFF ON)	.
	가	OFF	.


9.3.4

(1)



	QD62(E/D) { 0H~1H(20H~21H)} 32
	(OFF ON) 가 {Y04(Y0C)} ON/OFF

(2)



32	QD62(E/D) { 0 _H ~1 _H (20 _H ~21 _H) }
	(가) (OFF ON)
	가 {Y04(Y0C)} ON/OFF

가	{Y04(Y0B)}가 ON ()
	{Y01(Y09)} ON
	{Y05(Y0D)} ON ()
	OFF

9.4

9.4.1

가 { 9_H(29_H)}
{ Y06(Y0E) ON}
4 가 1

	0	()
	1	
	2	
	3	

(1)
가 {Y04(Y0C)} ON

(2)
{ C_H~D_H(2C_H~2D_H)}

(3)


(4)

(1)		OFF
(2)	가 Y06(Y0E) ON	
(3)	{ A _H (2A _H)}	1~65535 /
	10ms	
) /		420
420X10=4200[ms]		

(1)

	CH1	2 _H ~ 3 _H	C _H ~ D _H	E _H ~ F _H	10 _H ~ 11 _H	12 _H ~ 13 _H
	CH2	22 _H ~ 23 _H	2C _H ~ 2D _H	2E _H ~ 2F _H	30 _H ~ 31 _V	32 _H ~ 33 _H

32




(2)

$$\begin{array}{l}
 \text{가)} \\
 \text{(ON) } \\
 \text{.} \\
 \text{.} \\
 1) \quad \text{()} \\
 1[\text{ms}] \times \quad [\text{PPS}] \times \quad [\quad] \\
 2) \\
 \text{()} \\
 1 \quad [\text{s}] \times \quad [\text{PPS}] \times \quad [\quad] \\
 3) \\
 \text{()} \\
 \frac{[\text{s}] \times \quad [\text{PPS}] \times \quad [\quad]}{10000}
 \end{array}$$

9.4.2


가 ON




	가 {Y04(Y0C)} ON
	{Y06(Y0E), } ON
	OFF
	가 OFF
	가 OFF
	가 ON ON
	OFF

9.4.3

가



9.4.4



	{Y06(Y0E), • } 0
	/ { B _H (2B _H)}
	가 {Y04(Y0C)} ON/OFF

9.4.5

(T)

가
(Y04 (Y0C))


(2H~3H (22H ~23H))

(Y06 (Y0E),)

{ 12H~13H (32H ~33H)}

{ 10H~11H (30H ~31H)}

/
{ BH~2BH }



	0 { 12 _H ~13 _H (32 _H ~33 _H)}
	() .
	200 0
	{ 10 _H ~11 _{F_H} (30 _{E_H} ~31 _{F_H})}() .
	20 200
	100 20
	80 100
	가 {Y04(Y0C)} ON/OFF .
	B _H (2B _H) 1 / {

9.5 (GX Configurator-CT)

9.5.1

9.1 (GX Configurator-CT)

	<p>(1)</p> <ul style="list-style-type: none"> • CH. • CH. • CH. • CH. • CH. • CH. • CH. <p>No.1 No.2</p> <p>/</p> <p>(2) PLC CPU , PLC CPU가 RUN</p>	9.5.4
	<p>(1)</p> <ul style="list-style-type: none"> • CH. • CH. • CH. • CH. • CH. • CH. • CH. <p>/</p> <p>(2) PLC CPU END</p>	9.5.5
/	<ul style="list-style-type: none"> • X/Y • CH. • CH. • CH. • CH. <p>/</p>	9.5.6

9.5.2

GX Developer Windows GPP
() .

(1)

1)

GX Developer 가
GX Developer “ ”

2)

GX Configurator - CT SW4D5C - GX Developer 가

SW4D5C - GX Developer GX
Configurator - CT

3)

FD
GX Configurator - CT FD가

FD

4)

GX Developer(
GX Developer,

5)

(a) GX Developer PLC “QCPU(Q)”

PLC “QCPU(Q)”

(b)

[]/[]
가 1
[/]
가

6)

2

2



(2)

GX Configurator - CT

(가)*1		SW4D5C - GX Developer GX Developer 가.
*2		SW4D5C - GX Developer
CPU		Pentium® 133MHz
		32MB
	(HD)	3MB
	(가)	10MB
		800X600
(OS)		Microsoft® Windows95®, Microsoft Windows98 Microsoft® Windows NT® Workstation 4.0

* 1: GX Configurator - CT SW0D5 - GX Developer, SW1D5 - GX Developer, SW2D5 - GX Developer, SW3D5 - GX Developer


* 2:

SW4D5C - GX Developer GX Configurator - CT - E SW4D5C - GX Developer - E
GX Configurator - CT

(1)

1) 가

가

DOS/V	PC - 9800	
Esc	ESC	
Tab	TAB	
Ctrl	CNTL	
Delete	DEL	
Delete	DEL	
Back Space	BS	
<input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/> <input type="checkbox"/>		1
Page Up	ROLL DOWN	1
Enter		

2)

GX Developer


9.1

가

 \wedge \succ

(a)

GX Developer



< >



(a)

,

/



(b)



A:

B:

9.1

(2)

GPPW



[] - [

] - [Start]



-258


" I/O No."


"Package name"

"Module model"

Initial setting

Auto refresh





Select monitor/test module

Select monitor/test module


Start I/O No. Package name

Module model

Module implementation status

Start I/O No.	Module model name
0000	0 series Input Module
0040	0 series Output Module
0000	0644
0000	0644
0040	0002
0040	0002

Monitor/test



Monitor/Test

Module information

Module model name: 0002 Start I/O No.: 0040

Module type: Counter Module

Setting key	Current value	Setting value
0000 Power value	0	0
0001 Overflow detector flag	No detection	0
0002 Over count command	Off	Off
0003 Count enable command	Enable	Enable
0004 Power value	0	0
0005 Overflow detector flag	No detection	0
0006 Over count command	Off	Off
0007 Count enable command	Enable	Enable
0008 Ready flag	0	0
Power function		Power

Flash ROM setting

Current value: 0000

Make test file

Details: Monitoring

Cannot execute test

Start monitor Stop monitor Execute test Close

9.5.6


[]

QD62(E/D) , , /
(/) .

[]

[] [] [Start]

[]



[]

(a)

“Start I/O No. *”	“Package name”	“Module model”
“Initial setting”		

(b)

“Start I/O No. *”	“Package name”	“Module model”
“Auto refresh”		

(c)

[Online] [Monitor/test]

I/O No. 16


2)

Delete

Exit

(3)

(a)



GX Developer

가

[Open file] :


[Close file] :

가

[Save file] :

[Delete file] :

[Exit] :




(b)

[Monitor/test] :

[Read from PLC] : CPU

[Write to PLC] : CPU



9.5.4

[]


- -
 -
 -
- -
 -
 -
- No.1

No.2
- /

[]

“Start I/O No.” “Package name” “ Module model ”
“ Initial setting ”

[]



[]

(1)

Make text file

End setup

Cancel

	CPU			CPU	STOP	RUN	STOP	RUN,	
	OFF	ON		CPU					
							CPU	STOP	
RUN									
CPU		STOP	RUN						

(1)

“ ” PLC CPU

Module side Buffer size : (1).

Module side Transfer word count : CPU (1).

Transfer direction : “←”

PLC side Device : CPU

X,

Y, M, L, B, T, C, ST, D, W, R, ZR

X, Y, M, L, B

16 (:X10,

Y120, M16)

16

가 X10

X10~X1F 가

(2)

Make text file

End setup

Cancel

9.5.6 /

(1) /

[]

/ ,

/

[]

/


“ Start I/O No. * ”

“ Package name ”



“ Module model ”


“ Monitor/test

[]



X · Y /





[]

(1)

Setting item :

Current value :

Setting value :

(2)

Current value Display

(

.)

Make test file

Start Monitor/Stop Monitor

“

/

”

Execute test

Ctrl

Close

•

:

•

(Y06) : ON

•

/

[: 10ms] : 1000ms

(1) CH.

()

“

”

(2) CH.

(Y06)

()

“ON”

(3) CH.

/

[:10ms]

()

(4)

Enter

QD62(E/D)

(5) (1)~(4)

()

Ctrl

(6) Execute test

가

가

9.6

- QD62(E/D)
- GX Configurator-CT
 - GX Configurator-CT

(1)



(2)

QD62

,
/
GX Developer

- : 2 1
- : 200kPPS
- : 1

(a)

	2500
No.1	1000
*1	-5000
*1	5000
*2	10000ms
*3	5000ms

- *1 :
- *2 :
- *3 :

A1SD62(E/D/D-S1)	QD62(E/D)


(b)

	X10		X1C
	X11		X1D
	X12	LED	Y20
	X13	LED	Y21
	X14		M10
LED	X15		D0~D1
	X16		D2~D3
	X17		D4~D5
	X18		D6~D7
	X19		D8~D9
	X1A		D10
	X1B	IMASK 가	D20~D35

9.6.1 GX Configurator-CT

(1) GX Configurator-CT

1) (9.5.4)



		2500
No.1	No.1	1000
No.2		- - -
/	"1000"	1000
[:10ms]	"500"	500
		- 5000
		5000


2) (9.5.5)
(1).

Setting item	Module side Buffer size	Module side Transfer word count	Transfer direction	PLC side Device
CH1 Present value	2	2	->	D100
CH1 Latch count value	2	2	->	D102
CH1 Sampling count value	2	2	->	D104
CH1 Periodic PLS count previous value	2	2	->	D106
CH1 Periodic PLS count present value	2	2	->	D108
CH1 Sampling/periodic counter flag	1	1	->	D110
CH1 Overflow detection flag	1	1	->	
CH2 Present value	2	2	->	
CH2 Latch count value	2	2	->	


CH1		D0
CH1		D2
CH1		D4
CH1		D8
CH1		D6
CH1 /		- - -
CH1		D10

3) (-258)
PLC CPU


(2)




(a)




9.6.2 GX Configurator-CT









(a)



(b)






9.6.3

1 No.1 ,

(1) GX Developer [PLC] – [PLC] – [] – []



(2) IMASK 가



10


10.1

		Q CPU/QnACPU	AnUCPU	AnACPU	AnNCPU
		· 100ms() 1 - 100ms			


(1)
Q/QnACPU OUT T
ON/OFF .
ON ON () ()
ON .
가
ON .

< >



· T0-T2




· T0-T2



10.2

		Q CPU/QnACPU	AnUCPU	AnACPU	AnNCPU
					
		· 가(Z0, Z1 가)	· 가		· 가
		· 가(Z0, Z1 가)	· 가		· 가
		· 가	· 가		· 가
		· 가(Z0 - Z15가 가)	· 가		· 가
ON/OFF		· OUT Tn	· END		



미쓰비시  P L C 교육교재 M E L S E C - Q 프로그래밍 (GX Developer) (용)

미쓰비시 PLC 교육교재

MELSEC-Q 프로그래밍 (GX Developer V8용)

제조원 :  MITSUBISHI ELECTRIC CORPORATION

HEAD OFFICE : MITSUBISHI DENKI BLDG MARUNOUCHI, TOKYO 100, FAX 81-3-3218-3579

수입판매원 : 한국미쓰비시전기오토메이션주식회사 TEL (02) 3660-9531~9547, FAX (02)3664-8335

한국미쓰비시전기오토메이션주식회사 홈페이지 : <http://www.hanneung.com>

MELFANS web 홈페이지 : <http://www.nagoya.melco.co.jp>

형명	SCHOOL-QPRO(KOR)
형명 코드	13JS11
SH(名)-080045-A1(0409)MEE	

2004년 9월 작성